SlideShare a Scribd company logo
8
Most read
10
Most read
14
Most read
Fault Detection and Test
Minimization Methods for
Combinational Circuits
PRAVEEN KAUNDAL
SID-15215015
Abstract
Rapid increase in population increased the usage
of digital components dramatically and their
production. For profitable income, the cost of the
finished product and time taken for marketing the
product needs to be reduced. In this paper, the
authors conducted extensive survey of methods
developed earlier to detect faults and minimize test set
in digital circuits. The survey is limited to methods
for simple combinational circuits only. In effect, this
paper compares different fault detection and test
minimization methods for simple circuits.
INTRODUCTION
In recent years, the development of integrated
circuit technology has accelerated rapidly. The
digital systems are built with more and more
complexity, the fault testing and diagnosis of digital
circuits becomes an important and indispensable
part of the manufacturing process. As the device
complexity increases, testing becomes even more
complex. As the system complexity increases
and time-to-market decreases.
This results in increased test time and higher
test cost. At the same time, the manufacturing
cost of a device is reduced due to the higher
levels of integration. Hence the necessity of
reducing the test cost. To decrease the test cost,
the time required to test a device needs to be
decreased. So, we simply need to devise a test
set that is small in size.
FAULT DETECTION AND TEST
MINIMIZATION METHODS
Minimizing test sets is simply termed as test set
compaction. Most commonly used method is
fault table method and number of other basic
analytic method.
Fixed Scheduled Test Minimization
Method
If x1, x2,…..,xn are the input variables to a
single output circuit whose fault-free (correct)
output is z = z(x1,…..xn).f1,f2,…..fi are the
erroneous outputs, each corresponding to one
of the possible faults f1,f2,….fi. Each
corresponding faulty and fault-free outputs are
compared using Exclusive-OR operation results
zf1,zf2…zfi single bit erroneous outputs fault
detection.
Heuristic Method
In this method, fault table alone is created. A
diagnosing tree is created by divide the fault diagnostic
matrix into two sub matrices based on essential test
number. Left subtree contains fault free output column
numbers from the matrix(0s) and right subtree contains
faulty output column numbers from the matrix(1s). The
process is repeated until both left and right children
results in a single column number in them.Essential test
set is found after removing redundant test numbers in
nodes.
Path Sensitizing Method
This is one of the earliest method used for fault
detection. In this method fault detection test
may be found by examining the paths of
transmission from the location of an assumed
fault to one of its primary outputs.
Equivalent-Normal-Form Method
The Equivalent Normal Form(ENF) of a circuit is
obtained by expressing the output of each gate
as a sum-of-products expression of its inputs
and preserving the identity of each gate by a
suitable subscript.
Two- Level- Circuit FD Method
The previous methods of construction of a
complete fault-detection test set for a
combinational circuit using the two basic
approaches. First approach is to examine each
“individual fault. Second approach is to examine
each “path”. A third approach to the problem is
instead of examining each individual fault or each
path, it is proposed to examine each gate of the
circuit. A very simple and direct method for
constructing a minimal complete fault-detection.
Boolean Difference Method
It is simple and straight forward ways of deriving test sequences for
combinational circuits. Boolean difference is defined as being the
exclusive-or operation between two boolean functions, one
representing the normal circuit and other representing the
faulty circuit. Thus if the Boolean difference is a 1, a fault is
indicated. Assume that there is a switching function that has
one output F and n inputs x1,x2,….xn, so F(X) =
F(x1,x2,….,xn ). If one of the inputs to the switching function
was in error, say input xi , then the output would be
F(x1,…..,x’i,……,xn).To analyze the action of the circuit when
an error occurs, it is desirable to know under what
circumstances the two outputs are the same.
Genetic Algorithm Method
The two methods Fixed Scheduled Fault Detection
and Heuristic test minimization adapted for test
minimization requires very large fault table to be
constructed. Genetic Algorithm approach proposed
in this work overcomes the problem of creating a
very large fault table. Test numbers are chosen at
random and evolutionary strategy is used for
improving the solution.
CONCLUSION
In this paper, the authors surveyed the methods
for fault detection and test minimization in two
stage combinational circuits. Different methods
that range from very basic methods to the
recent fast evolutionary(genetic) methods are
studied. Merits and demerits of those methods
are presented. Iterative methods yield optimal
solutions for circuits of various complexity.
REFERENCES
• Alok Shreekant Doshi, “Independence Fault
Collapsing and Concurrent Test Generation”,
May 11, 2006.
• S. B. Akers, "On a theory of Boolean functions,
" J. SIA M, vol.7,
• V. Amar and N. Condulmari, "Diagnosis of
large combinational networks," IEEE Trans.
Electronic Computers, vol. EC-16, pp. 675-680,
October 1967

More Related Content

DOCX
UNIT-III-DIGITAL SYSTEM DESIGN
PPTX
Fault Detection Methods in Sequential System
PDF
MOS LAYERS, MOS design and four basic layers
PPTX
Delta modulation
PDF
Testing boolean difference
PPTX
Analog and digital signals
PPTX
Pipelining approach
PPTX
Chapter 8 Embedded Hardware Design and Development (second portion)
UNIT-III-DIGITAL SYSTEM DESIGN
Fault Detection Methods in Sequential System
MOS LAYERS, MOS design and four basic layers
Delta modulation
Testing boolean difference
Analog and digital signals
Pipelining approach
Chapter 8 Embedded Hardware Design and Development (second portion)

What's hot (20)

PPTX
Bus aribration
PPTX
Turbo codes.ppt
PPT
E.s unit 6
PPSX
VLSI Testing Techniques
PPTX
full subtractor
PPTX
Large scale path loss 1
PPTX
gate level modeling
PPTX
Structure of switches
PPTX
Target hardware debugging
PDF
Convolution linear and circular using z transform day 5
PDF
3.2 modulation formats bpsk, qpsk, oqpsk,
PPT
Channel assignment strategies
PPTX
Pn sequence
PDF
Clocked Sequential circuit analysis and design
PPSX
Concepts of & cell sectoring and micro cell
PDF
Lec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
PPT
Ppt Digital Electronics
PPTX
Encoder for (7,3) cyclic code using matlab
PPT
Logic gates
Bus aribration
Turbo codes.ppt
E.s unit 6
VLSI Testing Techniques
full subtractor
Large scale path loss 1
gate level modeling
Structure of switches
Target hardware debugging
Convolution linear and circular using z transform day 5
3.2 modulation formats bpsk, qpsk, oqpsk,
Channel assignment strategies
Pn sequence
Clocked Sequential circuit analysis and design
Concepts of & cell sectoring and micro cell
Lec 07 - ANALYSIS OF CLOCKED SEQUENTIAL CIRCUITS
Ppt Digital Electronics
Encoder for (7,3) cyclic code using matlab
Logic gates
Ad

Viewers also liked (14)

PPT
PAS 128; Specification for underground utility detection, verification and lo...
PPT
Underground utility detection
PPT
Managing Low Voltage Cable
PDF
Dsp U Lec05 The Z Transform
PPTX
Combinational circuit
PPT
Power Cables Operation, Maintenance, Location and Fault Detection
PDF
Digital underground cable fault locator (dufcl).
PDF
Cable Fault Location
PPTX
Underground cables
PPTX
Precise kilometer calculation by underground cable fault detector
PPTX
Underground cables
PPTX
Under ground cables presention
PDF
Kalman filter implimention in mathlab
PPTX
Finite state machines
PAS 128; Specification for underground utility detection, verification and lo...
Underground utility detection
Managing Low Voltage Cable
Dsp U Lec05 The Z Transform
Combinational circuit
Power Cables Operation, Maintenance, Location and Fault Detection
Digital underground cable fault locator (dufcl).
Cable Fault Location
Underground cables
Precise kilometer calculation by underground cable fault detector
Underground cables
Under ground cables presention
Kalman filter implimention in mathlab
Finite state machines
Ad

Similar to Fault detection and test minimization methods (20)

PDF
Heuristic approach to optimize the number of test cases for simple circuits
PDF
Heuristic approach to optimize the number of test cases for simple circuits
PDF
Heuristic approach to optimize the number of test cases for simple circuits
PDF
Wavelet Based on the Finding of Hard and Soft Faults in Analog and Digital Si...
PPTX
test generation
PDF
Fault Detection in Mobile Communication Networks Using Data Mining Techniques...
PPT
4366 chapter7
PDF
Design for Testability
PDF
Single Hard Fault Detection in Linear Analog Circuits Based On Simulation bef...
PPTX
L1_fault modeling_121.pptx
PDF
Faults in Digital VLSI Circuits
PDF
IRJET- Wavelet Decomposition along with ANN used for Fault Detection
PDF
Research Inventy : International Journal of Engineering and Science is publis...
PPTX
K-fault diagnosis and testability in analog circuit basic
PDF
VET4SBO Level 3 module 2 - unit 1 - v0.9 en
PDF
NG3S903 - Electronic Systems Engineering - Fault Modelling Techniques
PDF
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
PPTX
Boolean difference examples
PPTX
Boolean difference examples
PDF
Fault diagnosis of a high voltage transmission line using waveform matching a...
Heuristic approach to optimize the number of test cases for simple circuits
Heuristic approach to optimize the number of test cases for simple circuits
Heuristic approach to optimize the number of test cases for simple circuits
Wavelet Based on the Finding of Hard and Soft Faults in Analog and Digital Si...
test generation
Fault Detection in Mobile Communication Networks Using Data Mining Techniques...
4366 chapter7
Design for Testability
Single Hard Fault Detection in Linear Analog Circuits Based On Simulation bef...
L1_fault modeling_121.pptx
Faults in Digital VLSI Circuits
IRJET- Wavelet Decomposition along with ANN used for Fault Detection
Research Inventy : International Journal of Engineering and Science is publis...
K-fault diagnosis and testability in analog circuit basic
VET4SBO Level 3 module 2 - unit 1 - v0.9 en
NG3S903 - Electronic Systems Engineering - Fault Modelling Techniques
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Boolean difference examples
Boolean difference examples
Fault diagnosis of a high voltage transmission line using waveform matching a...

Recently uploaded (20)

PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
Geodesy 1.pptx...............................................
PPTX
Recipes for Real Time Voice AI WebRTC, SLMs and Open Source Software.pptx
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PPT
Mechanical Engineering MATERIALS Selection
PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
DOCX
573137875-Attendance-Management-System-original
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PPTX
web development for engineering and engineering
PDF
Digital Logic Computer Design lecture notes
PPTX
OOP with Java - Java Introduction (Basics)
PPTX
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
PPTX
CH1 Production IntroductoryConcepts.pptx
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
bas. eng. economics group 4 presentation 1.pptx
Internet of Things (IOT) - A guide to understanding
Geodesy 1.pptx...............................................
Recipes for Real Time Voice AI WebRTC, SLMs and Open Source Software.pptx
CYBER-CRIMES AND SECURITY A guide to understanding
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Mechanical Engineering MATERIALS Selection
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
573137875-Attendance-Management-System-original
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
web development for engineering and engineering
Digital Logic Computer Design lecture notes
OOP with Java - Java Introduction (Basics)
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
CH1 Production IntroductoryConcepts.pptx
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
bas. eng. economics group 4 presentation 1.pptx

Fault detection and test minimization methods

  • 1. Fault Detection and Test Minimization Methods for Combinational Circuits PRAVEEN KAUNDAL SID-15215015
  • 2. Abstract Rapid increase in population increased the usage of digital components dramatically and their production. For profitable income, the cost of the finished product and time taken for marketing the product needs to be reduced. In this paper, the authors conducted extensive survey of methods developed earlier to detect faults and minimize test set in digital circuits. The survey is limited to methods for simple combinational circuits only. In effect, this paper compares different fault detection and test minimization methods for simple circuits.
  • 3. INTRODUCTION In recent years, the development of integrated circuit technology has accelerated rapidly. The digital systems are built with more and more complexity, the fault testing and diagnosis of digital circuits becomes an important and indispensable part of the manufacturing process. As the device complexity increases, testing becomes even more complex. As the system complexity increases and time-to-market decreases.
  • 4. This results in increased test time and higher test cost. At the same time, the manufacturing cost of a device is reduced due to the higher levels of integration. Hence the necessity of reducing the test cost. To decrease the test cost, the time required to test a device needs to be decreased. So, we simply need to devise a test set that is small in size.
  • 5. FAULT DETECTION AND TEST MINIMIZATION METHODS Minimizing test sets is simply termed as test set compaction. Most commonly used method is fault table method and number of other basic analytic method.
  • 6. Fixed Scheduled Test Minimization Method If x1, x2,…..,xn are the input variables to a single output circuit whose fault-free (correct) output is z = z(x1,…..xn).f1,f2,…..fi are the erroneous outputs, each corresponding to one of the possible faults f1,f2,….fi. Each corresponding faulty and fault-free outputs are compared using Exclusive-OR operation results zf1,zf2…zfi single bit erroneous outputs fault detection.
  • 7. Heuristic Method In this method, fault table alone is created. A diagnosing tree is created by divide the fault diagnostic matrix into two sub matrices based on essential test number. Left subtree contains fault free output column numbers from the matrix(0s) and right subtree contains faulty output column numbers from the matrix(1s). The process is repeated until both left and right children results in a single column number in them.Essential test set is found after removing redundant test numbers in nodes.
  • 8. Path Sensitizing Method This is one of the earliest method used for fault detection. In this method fault detection test may be found by examining the paths of transmission from the location of an assumed fault to one of its primary outputs.
  • 9. Equivalent-Normal-Form Method The Equivalent Normal Form(ENF) of a circuit is obtained by expressing the output of each gate as a sum-of-products expression of its inputs and preserving the identity of each gate by a suitable subscript.
  • 10. Two- Level- Circuit FD Method The previous methods of construction of a complete fault-detection test set for a combinational circuit using the two basic approaches. First approach is to examine each “individual fault. Second approach is to examine each “path”. A third approach to the problem is instead of examining each individual fault or each path, it is proposed to examine each gate of the circuit. A very simple and direct method for constructing a minimal complete fault-detection.
  • 11. Boolean Difference Method It is simple and straight forward ways of deriving test sequences for combinational circuits. Boolean difference is defined as being the exclusive-or operation between two boolean functions, one representing the normal circuit and other representing the faulty circuit. Thus if the Boolean difference is a 1, a fault is indicated. Assume that there is a switching function that has one output F and n inputs x1,x2,….xn, so F(X) = F(x1,x2,….,xn ). If one of the inputs to the switching function was in error, say input xi , then the output would be F(x1,…..,x’i,……,xn).To analyze the action of the circuit when an error occurs, it is desirable to know under what circumstances the two outputs are the same.
  • 12. Genetic Algorithm Method The two methods Fixed Scheduled Fault Detection and Heuristic test minimization adapted for test minimization requires very large fault table to be constructed. Genetic Algorithm approach proposed in this work overcomes the problem of creating a very large fault table. Test numbers are chosen at random and evolutionary strategy is used for improving the solution.
  • 13. CONCLUSION In this paper, the authors surveyed the methods for fault detection and test minimization in two stage combinational circuits. Different methods that range from very basic methods to the recent fast evolutionary(genetic) methods are studied. Merits and demerits of those methods are presented. Iterative methods yield optimal solutions for circuits of various complexity.
  • 14. REFERENCES • Alok Shreekant Doshi, “Independence Fault Collapsing and Concurrent Test Generation”, May 11, 2006. • S. B. Akers, "On a theory of Boolean functions, " J. SIA M, vol.7, • V. Amar and N. Condulmari, "Diagnosis of large combinational networks," IEEE Trans. Electronic Computers, vol. EC-16, pp. 675-680, October 1967