FPGA Introduction
Download as PPTX, PDF5 likes4,681 views
FPGA stands for Field Programmable Gate Array. It allows designers to change their designs late in the development cycle or even after deployment through field upgrades. An FPGA consists of Configurable Logic Blocks (CLBs) containing look-up tables, flip-flops, and logic functions. It also includes interconnect routing resources and I/O blocks. Memory blocks and clock management resources are integrated into the FPGA to support a wide range of applications across many industries.
FPGA Introduction
- 1. FPGA By :- Kamlesh Kumar
- 2. WHAT IS A FPGA? Field Programmable Gate Array (FPGA)
- 3. Programmability Three programming methods:- 1. SRAM –Based (Xilinx, Altera) 2. Antifuse Technology (Actel, Quicklogic) 3. EPROM/EEPROM
- 4. FPGAs allow designers to change their designs very late in the design cycle– even after the end product has been manufactured and deployed in the field. In addition, Xilinx FPGAs allow for field upgrades to be completed remotely, eliminating the costs associated with re-designing or manually updating electronic systems
- 6. Configurable Logic Blocks (CLBs) Interconnect Select I/O (IOBs) Memory Complete Clock Management Common FPGA Features
- 7. Primary resources for design Combinational functions Flip flops CLB contains two slice Connected to switch matrix for routing to other FPGA resources Carry chain runs in vertically in a column from one slice to the one above Configurable Logic Blocks (CLBs)
- 8. Two type of slices SLICEM:- Full Slice LUT can be used for logic and memory/SRL Has wide MUX and carry chain SLICEL:- logic and arithmetic slice LUT can only be used for logic(Not memory) Has wide MUX and carry chain
- 9. FPGA Slice Resource Four six-input look-up table Wide MUX Carry chain Four Flip-flop/latches Four addition Flip-flops
- 10. Basic Configurable Logic Block Structure
- 11. The design software makes the interconnect routing task hidden to the user unless specified otherwise, thus significantly reducing design complexity. XADC AMS Interconnect
- 12. I/O in FPGAs is grouped in banks with each bank independently able to support different I/O standards Select I/O (IOBs)
- 13. Basic Select I/O (IOBs) Structure
- 14. Block RAM/FIFO Fully Synchronous operation Optional internal pipeline register for higher frequency operation. Two independent port access common data Individual address, clock, write enable , clock enable Multiple configuration option True dual-port, Simple dual-port, Single port Memory
- 15. Global Clock Buffer(BUFG) Vertical spins Global clock network BUFIO i/o clock network Complete Clock Management
- 16. Xilinx FPGAs
- 17. By Market By Technology Aerospace and Defense Industrial Audio Automotive Medical Security Broadcast Wireless Communications Video and Imaging Consumer Electronics Wired Communications High Performance Computing FPGA Applications
Editor's Notes
- #3: FPGAs are programmable semiconductor devices that are based around a matrix of Configurable Logic Blocks (CLBs) connected through programmable interconnects. As opposed to Application Specific Integrated Circuits (ASICs), where the device is custom built for the particular design, FPGAs can be programmed to the desired application or functionality requirements.
- #4: Although One-Time Programmable (OTP) FPGAs are available, the dominant type are SRAM-based which can be reprogrammed as the design evolves.
- #7: FPGAs have evolved far beyond the basic capabilities present in their predecessors, and incorporate hard (ASIC type) blocks of commonly used functionality such as RAM, clock management, and DSP. The following are the basic components in an FPGA:.
- #11: The CLB is the basic logic unit in a FPGA. Exact numbers and features vary from device to device, but every CLB consists of a configurable switch matrix with 4 or 6 inputs, some selection circuitry (MUX, etc), and flip-flops. The switch matrix is highly flexible and can be configured to handle combinatorial logic, shift registers or RAM. More architectural details can be found in the applicable device’s data sheet.
- #12: While the CLB provides the logic capability, flexible interconnect routing routes the signals between CLBs and to and from I/Os. Routing comes in several flavors, from that designed to interconnect between CLBs to fast horizontal and vertical long lines spanning the device to global low-skew routing for Clocking and other global signals. The design software makes the interconnect routing task hidden to the user unless specified otherwise, thus significantly reducing design complexity.
- #13: Today’s FPGAs provide support for dozens of I/O standards thus providing the ideal interface bridge in your system. I/O in FPGAs is grouped in banks with each bank independently able to support different I/O standards. Today’s leading FPGAs provide over a dozen I/O banks, thus allowing flexibility in I/O support.
- #15: Embedded Block RAM memory is available in most FPGAs, which allows for on-chip memory in your design. These allow for on-chip memory for your design. Xilinx FPGAs provide up to 10Mbits of on-chip memory in 36kbit blocks that can support true dual-port operation.
- #16: Digital clock management is provided by most FPGAs in the industry (all Xilinx FPGAs have this feature). The most advanced FPGAs from Xilinx offer both digital clock management and phase-looped locking that provide precision clock synthesis combined with jitter reduction and filtering.
- #17: Xilinx offers the broadest lineup of FPGAs providing advance features, low-power, high-performance, and high value for any FPGA design. Below is an overview of Xilinx leading FPGA families.
- #18: Due to their programmable nature, FPGAs are an ideal fit for many different markets. As the industry leader, Xilinx provides comprehensive solutions consisting of FPGA devices, advanced software, and configurable, ready-to-use IP cores for market and applications such as: