SlideShare a Scribd company logo
2
Most read
7
Most read
11
Most read
FPGA TECHNOLOGIES
AND FAMILIES
TOPICS
Introdu
ction
definitio
n
CONCLUSI
ON
TECHNOL
OGIES
FAMILIES
Introduction:

The full form of FPGA is “Field Programmable Gate Array”.
 It contains ten thousand to more than a million logic gates with
programmable interconnection.
Programmable interconnections are available for users or designers to
perform given functions easily.
A typical model FPGA chip is shown in the given figure.
There are I/O blocks, which are designed and numbered according to
function.
For each module of logic level composition, there are CLB’s (Configurable
Logic Blocks).
CLB performs the logic operation given to the module.
The inter connection between CLB and I/O blocks are made
with the help of horizontal routing channels, vertical routing
channels and PSM (Programmable Multiplexers).
The number of CLB it contains only decides the complexity of
FPGA.
The functionality of CLB’s and PSM are designed by VHDL or
any other hardware descriptive language. After programming,
CLB and PSM are placed on chip and connected with each
other with routing channels.
Definition:
A field-programmable gate array (FPGA) is an integrated
circuitdesigned to be configured by a customer or a designer after
manufacturing – hence the term "field-programmable".
 The FPGA configuration is generally specified using a hardware
description language (HDL), similar to that used for an application-
specific integrated circuit (ASIC).
Circuit diagrams were previously used to specify the configuration,
but this is increasingly rare due to the advent of electronic design
automation tools.
FPGAs contain an array of programmable logic blocks, and a
hierarchy of reconfigurable interconnects that allow the blocks to be
"wired together", like many logic gates that can be inter-wired in
different configurations.
 Logic blocks can be configured to perform complex combinational
functions, or merely simple logic gates like AND and XOR.
 In most FPGAs, logic blocks also include memory elements, which
may be simple flip-flops or more complete blocks of memory.[1]
 Many FPGAs can be reprogrammed to implement different logic
functions,[2] allowing flexible reconfigurable computing as performed
in computer software.
Technology:
• SRAM – based on static memory technology. In-system programmable
and re-programmable.
• Requires external boot devices. CMOS. Currently in use.
• Notably, flash memory or EEPROM devices may often load contents
into internal SRAM that controls routing and logic.
• Fuse – One-time programmable. Bipolar. Obsolete.
• Antifuse – One-time programmable. CMOS.
• PROM – Programmable Read-Only Memory technology. One-time
programmable because of plastic packaging. Obsolete.
• EPROM:Erasable Programmable Read-Only Memory technology. One-
time programmable but with window, can be erased with ultraviolet
(UV) light. CMOS. Obsolete.
• EEPROM – Electrically Erasable Programmable Read-Only Memory
technology. Can be erased, even in plastic packages. Some but not all
EEPROM devices can be in-system programmed. CMOS.
• Flash – Flash-erase EPROM technology. Can be erased, even in plastic
packages. Some but not all flash devices can be in-system
programmed. Usually, a flash cell is smaller than an equivalent
EEPROM cell and is therefore less expensive to manufacture. CMOS.
FPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIES
FPGA TECHNOLOGY AND FAMILIES
Conclusion:
An FPGA can be used to solve any problem which is computable.
This is trivially proven by the fact that FPGAs can be used to implement a soft microprocessor, such as
the Xilinx MicroBlaze or Altera Nios II.
Their advantage lies in that they are significantly faster for some applications because of their parallel nature and
optimality in terms of the number of gates used for certain processes
FPGAs have been reserved for specific vertical applications where the volume of production is small.
For these low-volume applications, the premium that companies pay in hardware cost per unit for a programmable
chip is more affordable than the development resources spent on creating an ASIC.
As of 2017, new cost and performance dynamics have broadened the range of viable applications.
FPGA TECHNOLOGY AND FAMILIES

More Related Content

PPTX
Xilinx 4000 series
PPTX
Introduction to Embedded System I: Chapter 2 (5th portion)
PPT
I2C Protocol
PDF
ARM CORTEX M3 PPT
DOCX
Altera flex
PDF
SOC Processors Used in SOC
PPTX
Architecture of 8051
PPT
Embedded firmware
Xilinx 4000 series
Introduction to Embedded System I: Chapter 2 (5th portion)
I2C Protocol
ARM CORTEX M3 PPT
Altera flex
SOC Processors Used in SOC
Architecture of 8051
Embedded firmware

What's hot (20)

PPTX
Microcontoller and Embedded System
PDF
Communication Protocols (UART, SPI,I2C)
PDF
Actel fpga
PPTX
LCD Interacing with 8051
PPTX
Timer counter in arm7(lpc2148)
PPT
PPTX
PDF
Communication protocols - Embedded Systems
PPT
VLSI circuit design process
PDF
Low power vlsi design ppt
PPTX
TMS320C6X Architecture
PDF
Cpld fpga
PPTX
Introduction to embedded systems
DOCX
ARM7-ARCHITECTURE
PDF
PPTX
Digital signal processing
PPT
Quality attributes of Embedded Systems
PDF
SOC Interconnects: AMBA & CoreConnect
PPTX
Msp 430 architecture module 1
PPTX
Pipelining approach
Microcontoller and Embedded System
Communication Protocols (UART, SPI,I2C)
Actel fpga
LCD Interacing with 8051
Timer counter in arm7(lpc2148)
Communication protocols - Embedded Systems
VLSI circuit design process
Low power vlsi design ppt
TMS320C6X Architecture
Cpld fpga
Introduction to embedded systems
ARM7-ARCHITECTURE
Digital signal processing
Quality attributes of Embedded Systems
SOC Interconnects: AMBA & CoreConnect
Msp 430 architecture module 1
Pipelining approach
Ad

Similar to FPGA TECHNOLOGY AND FAMILIES (20)

PPT
Fundamentals of FPGA
PDF
Programmable Hardware - An Overview
PPTX
Introduction to FPGAs
PPT
Fpga Knowledge
DOCX
Chapter 4
PDF
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
DOCX
Fpga lecture
PDF
FPGAs memory synchronization and performance evaluation using the open compu...
DOCX
PPT
L12 programmable+logic+devices+(pld)
PPT
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
PPT
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
PDF
Subhadeep fpga-vs-mcu
PDF
FPGA Based VLSI Design
PPTX
PDF
FPGA Embedded Design
PPTX
UNIT 5 FPGA DESIGN r16.pptx UNIT 5 FPGA DESIGN r16.pptx
PPTX
Introduction to CPLD: Field Programmable Gate Array
PPTX
FPGA Introduction
PDF
Selective fitting strategy based real time placement algorithm for dynamicall...
Fundamentals of FPGA
Programmable Hardware - An Overview
Introduction to FPGAs
Fpga Knowledge
Chapter 4
FIELD PROGRAMMABLE GATE ARRAYS AND THEIR APPLICATIONS
Fpga lecture
FPGAs memory synchronization and performance evaluation using the open compu...
L12 programmable+logic+devices+(pld)
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
L12_PROGRAMMABLE+LOGIC+DEVICES+(PLD).ppt
Subhadeep fpga-vs-mcu
FPGA Based VLSI Design
FPGA Embedded Design
UNIT 5 FPGA DESIGN r16.pptx UNIT 5 FPGA DESIGN r16.pptx
Introduction to CPLD: Field Programmable Gate Array
FPGA Introduction
Selective fitting strategy based real time placement algorithm for dynamicall...
Ad

More from revathilakshmi2 (7)

PPTX
Teleportation presentation
PPTX
Vehicle rental app
PPTX
Agricultural destruction
PPTX
Revathi prasanna lakshmi.ch global warming
PPT
Efficient VLSI Architecture for Data Analysis of ECG
PPTX
Agricultural robotics
PPTX
Presentation 3 1 1
Teleportation presentation
Vehicle rental app
Agricultural destruction
Revathi prasanna lakshmi.ch global warming
Efficient VLSI Architecture for Data Analysis of ECG
Agricultural robotics
Presentation 3 1 1

Recently uploaded (20)

PPTX
Digestion and Absorption of Carbohydrates, Proteina and Fats
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PDF
Trump Administration's workforce development strategy
PDF
Indian roads congress 037 - 2012 Flexible pavement
PPTX
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
PDF
Empowerment Technology for Senior High School Guide
PDF
A systematic review of self-coping strategies used by university students to ...
PPTX
Cell Types and Its function , kingdom of life
PDF
Complications of Minimal Access Surgery at WLH
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PDF
GENETICS IN BIOLOGY IN SECONDARY LEVEL FORM 3
PDF
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
PDF
Chinmaya Tiranga quiz Grand Finale.pdf
DOC
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
PDF
Computing-Curriculum for Schools in Ghana
PPTX
Introduction-to-Literarature-and-Literary-Studies-week-Prelim-coverage.pptx
PDF
Hazard Identification & Risk Assessment .pdf
PDF
RMMM.pdf make it easy to upload and study
PDF
Weekly quiz Compilation Jan -July 25.pdf
PPTX
Final Presentation General Medicine 03-08-2024.pptx
Digestion and Absorption of Carbohydrates, Proteina and Fats
Supply Chain Operations Speaking Notes -ICLT Program
Trump Administration's workforce development strategy
Indian roads congress 037 - 2012 Flexible pavement
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
Empowerment Technology for Senior High School Guide
A systematic review of self-coping strategies used by university students to ...
Cell Types and Its function , kingdom of life
Complications of Minimal Access Surgery at WLH
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
GENETICS IN BIOLOGY IN SECONDARY LEVEL FORM 3
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
Chinmaya Tiranga quiz Grand Finale.pdf
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
Computing-Curriculum for Schools in Ghana
Introduction-to-Literarature-and-Literary-Studies-week-Prelim-coverage.pptx
Hazard Identification & Risk Assessment .pdf
RMMM.pdf make it easy to upload and study
Weekly quiz Compilation Jan -July 25.pdf
Final Presentation General Medicine 03-08-2024.pptx

FPGA TECHNOLOGY AND FAMILIES

  • 3. Introduction:  The full form of FPGA is “Field Programmable Gate Array”.  It contains ten thousand to more than a million logic gates with programmable interconnection. Programmable interconnections are available for users or designers to perform given functions easily. A typical model FPGA chip is shown in the given figure. There are I/O blocks, which are designed and numbered according to function. For each module of logic level composition, there are CLB’s (Configurable Logic Blocks).
  • 4. CLB performs the logic operation given to the module. The inter connection between CLB and I/O blocks are made with the help of horizontal routing channels, vertical routing channels and PSM (Programmable Multiplexers). The number of CLB it contains only decides the complexity of FPGA. The functionality of CLB’s and PSM are designed by VHDL or any other hardware descriptive language. After programming, CLB and PSM are placed on chip and connected with each other with routing channels.
  • 5. Definition: A field-programmable gate array (FPGA) is an integrated circuitdesigned to be configured by a customer or a designer after manufacturing – hence the term "field-programmable".  The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application- specific integrated circuit (ASIC). Circuit diagrams were previously used to specify the configuration, but this is increasingly rare due to the advent of electronic design automation tools.
  • 6. FPGAs contain an array of programmable logic blocks, and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together", like many logic gates that can be inter-wired in different configurations.  Logic blocks can be configured to perform complex combinational functions, or merely simple logic gates like AND and XOR.  In most FPGAs, logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory.[1]  Many FPGAs can be reprogrammed to implement different logic functions,[2] allowing flexible reconfigurable computing as performed in computer software.
  • 7. Technology: • SRAM – based on static memory technology. In-system programmable and re-programmable. • Requires external boot devices. CMOS. Currently in use. • Notably, flash memory or EEPROM devices may often load contents into internal SRAM that controls routing and logic. • Fuse – One-time programmable. Bipolar. Obsolete. • Antifuse – One-time programmable. CMOS. • PROM – Programmable Read-Only Memory technology. One-time programmable because of plastic packaging. Obsolete.
  • 8. • EPROM:Erasable Programmable Read-Only Memory technology. One- time programmable but with window, can be erased with ultraviolet (UV) light. CMOS. Obsolete. • EEPROM – Electrically Erasable Programmable Read-Only Memory technology. Can be erased, even in plastic packages. Some but not all EEPROM devices can be in-system programmed. CMOS. • Flash – Flash-erase EPROM technology. Can be erased, even in plastic packages. Some but not all flash devices can be in-system programmed. Usually, a flash cell is smaller than an equivalent EEPROM cell and is therefore less expensive to manufacture. CMOS.
  • 12. Conclusion: An FPGA can be used to solve any problem which is computable. This is trivially proven by the fact that FPGAs can be used to implement a soft microprocessor, such as the Xilinx MicroBlaze or Altera Nios II. Their advantage lies in that they are significantly faster for some applications because of their parallel nature and optimality in terms of the number of gates used for certain processes FPGAs have been reserved for specific vertical applications where the volume of production is small. For these low-volume applications, the premium that companies pay in hardware cost per unit for a programmable chip is more affordable than the development resources spent on creating an ASIC. As of 2017, new cost and performance dynamics have broadened the range of viable applications.