SlideShare a Scribd company logo
Scientific Journal Impact Factor (SJIF): 1.711
International Journal of Modern Trends in Engineering
and Research
www.ijmter.com
@IJMTER-2014, All rights Reserved 174
e-ISSN: 2349-9745
p-ISSN: 2393-8161
IMPROVED PERFORMANCE RS DECODER USING LCC
DECODING BASED ON USC
G.Meenakshi1
, V.Leela.Satyanaraya2,
M.tech_VLSI/SD1
, Assistant.Professor, Dept.of E.C.E.2
ECE, Nimra college of Engineering and technology1,2
Abstract---- Reed–Solomon (RS) codes are widely used in digital communication and storage
systems. Algebraic soft decision decoding (ASD) of RS codes can obtain significant coding gain
over the hard-decision decoding (HDD). Compared with other ASD algorithms, the low-complexity
Chase (LCC) decoding algorithm needs less computation complexity with similar or higher coding
gain. Besides employing complicated interpolation algorithm, the LCC decoding can also be
implemented based on the HDD. However, the previous syndrome computation for 2η test vectors
and the key equation solver (KES) in the HDD requires long latency and remarkable hardware. In
this brief, a unified syndrome computation algorithm and the corresponding architecture are
proposed. Cooperating with the KES in the reduced inversion-free Berlekamp- Messy algorithm, the
reduced complexity LCC RS decoder can speed up by 57% and the area will be reduced to 62%
compared with the original design for η = 3.
Keywords: ASD (Algebraic soft decision), LCC (Low Complexity Chase Decoding), USD (Unified
Syndrome Computation),RS (Reed Solomon Codes)
I. INTRODUCTION
Reed–Solomon (RS) codes are widely employed as the error control code in numerous digital
communication and storage systems. Berlekamp developed the first practical decoding procedure for
RS codes in 1968. In recent years, the error control capability was improved by Koetter and Vardy,
by incorporating the reliability information from the channel into the algebraic soft-decision (ASD)
decoding process. Among all ASD algorithms, the low-complexity Chase (LCC) decoding needs to
interpolate 2η test vectors with maximum multiplicity one. Hence, the LCC decoding has less
computation complexity and similar or higher coding gain compared with other ASD algorithms.
Usually, the interpolation is the common method in the LCC decoding algorithm to get the error
locator and the evaluator polynomial.
A reduced-complexity LCC decoding based on the unified syndrome computation (USC) algorithm
is proposed in which the syndromes of one test vector can be obtained from the syndromes of
previous test vector, and an efficient architecture of the USC is also given. The KES in the reduced
iBM (RiBM) algorithm is adopted to match the speed of the USC, and a modified polynomial
selection architecture is employed to choose the right error locator polynomial. As the result, the
decoding latency and the area are reduced to 64% and 62% for η = 3, respectively, which leads to 2.5
times speed over area ratio than the decoder in[12] .
Further analysis shows the area of the proposed decoder is 69% of the decoder based on
RCMI for η = 5, with 13% speed up. The interpolation polynomials of 2η test vectors, the
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 175
polynomial selection algorithm is required to select the correct interpolation polynomial for the
successful decoding. The error locator polynomial in the interpolation polynomial indicates the error
number in the codeword. By comparing the degree of the error location polynomial and its roots
number, the correct interpolation result can be selected. If the degree equals the root number, this
polynomial will be regarded as the right interpolation result. After the polynomial selection, the
Chien search and Forney algorithm (CSFA) could be applied to correct the error symbols in the
codeword. Finally, an erasure decoding is used to recover the whole codeword.
II. PROPOSED SYSTEM
Among all ASD algorithms, the low-complexity Chase (LCC) decoding needs to interpolate
2η test vectors with maximum multiplicity one. Reed–Solomon (RS) codes are widely used in digital
communication and storage systems. Algebraic soft decision decoding (ASD) of RS codes can obtain
significant coding gain over the hard-decision decoding (HDD). Compared with other ASD
algorithms, the low-complexity Chase (LCC) decoding algorithm needs less computation complexity
with similar or higher coding gain. Besides employing complicated interpolation algorithm, the LCC
decoding can also be implemented based on the HDD. However, the previous syndrome computation
for 2η test vectors and the key equation solver (KES) in the HDD requires long latency and
remarkable hardware. In this brief, a unified syndrome computation algorithm and the corresponding
architecture are proposed.
2.1 Proposed system explanation
The architecture of the USC consists of the syndrome calculation architecture and the
syndrome update architecture. They are separated into different pipelining stages. The block diagram
of the reduced-complexity LCC decoder based on the USC algorithm is given in Fig.1. For the
syndrome calculation architecture, it is the same as ordinary syndrome architecture in HDD decoders
as shown in Fig. 3. The syndromes of the first test vector are calculated and stored in registers from
S1 to S2t, and later pass the syndrome update module in order.
Figure 1: Improved performance RS decoder using LCC decoding based on USC
At the same time, the positions of η unreliable points with their ri_HD and ri_2HD, i ∈ Z, are also
stored. The syndrome update module is shown in Fig. 4. It works simultaneously with the KES
module. Since the KES algorithm and architecture in the RiBM require 2t clock periods to get the
error locator and the evaluation polynomial, the syndrome update module has to finish the syndrome
update in 2t clock periods to provide the syndromes of next test vector to the KES. This selected
point is the only different point between the current test vector and the next one. The difference of
rÎ_HD and rÎ_2HD is calculated by sending them into a GF (28
) adder and stored in D2.
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 176
2.1.1 USC Algorithm
In the syndrome computation with the HDD algorithm, 2t syndromes of the received
codeword rHD(x) are computed as
Sj= ∑ r _ HD.aij
, for j=1 to 2t
Where α is the distinct element of GF(2q
). For the LCC decoding based on the HDD, the syndromes
of all 2η test vectors are required. For the τ th test vector, the symbol in position i , i ∈ Z, can be
ri_HD or ri_2HD and this choice is denoted as ξi_τ . ξi_τ is HD or 2HD according to the different
point selection in the τ th test vector. For i that is not included in Z, ξi_τ = HD
Sj_r=∑ r _ ξi_r.αi j , for j = 1 to 2t, τ = 1 to 2η.
The syndrome computation algorithm proposed. first calculate the syndrome sum of reliable points in
R as the common syndrome s j_com, 1 ≤ j ≤ 2t, which is shared by all test vectors. Then, every
separated syndrome of the points in position i , i ∈ Z for both ri_HD and ri_2HD is calculated
independently and denoted as s j_l_HD and s j_l_2HD, 1 ≤ j ≤ 2t and 1 ≤ l ≤ η. l is used to count the
number of points in Z. The final syndrome of the test vector can be got by adding the common
syndrome and separated syndromes together. However, if all the test vectors are arranged in an order
in which adjacent test vectors only have one different symbol, the syndromes can be calculated
directly from the previous result. For the first test vector, which selects all ri_HD, i ∈ Z
Sj_1 =∑ ri_HD・ αi j , for j = 1 to 2t.
For the rest test vectors, since there is only one different symbol in adjacent two test vectors, the
syndromes of the τ th test vector can be calculated from the result of the (τ − 1)th test vector
Sj_τ =∑ ri _ξi_τ・ αij , for j = 1 to 2t
Sj_τ = Sj_(τ−1) −∑ ri_ξi_(τ−1)・ αij +∑ ri _ξi_τ・ αij
= Sj_(τ−1) +∑ (ri_τ − ri_(τ−1))・αij
There is only one different symbol between the (τ − 1)th and the τ th test vectors and its position is
denoted as Sj_τ = Sj_(τ−1) + (r_ξÎ_τ − r Î_ξÎ_(τ−1)).Îj
One of rÎ_ξÎ_τ and rÎ_ξÎ_(τ−1)
must be rÎ_HD and the other must be rÎ_2HD in symbol position Î in Z. (rÎ_ξÎ_τ−rÎ_ξÎ_(τ−1))・
αÎj
can be regarded as the syndrome difference between the τ and……
(τ − 1) test vectors. So, as shown in Algorithm 1, the USC algorithm only requires calculating the
syndromes for the first test vector. After that, syndromes for other test vectors can be updated based
on the result of the first test vector by adding the syndrome difference.
2.1.2. USC Architecture
The architecture of the USC consists of the syndrome calculation architecture and the
syndrome update architecture. They are separated into different pipelining stages. The block diagram
of the reduced-complexity LCC decoder based on the USC algorithm is given in Fig. 1For the
syndrome calculation architecture, it is the same as ordinary syndrome architecture in HDD decoders
. The syndromes of the first test vector are calculated and stored in registers from S1 to S2t, and later
pass the syndrome update module in order. At the same time, the positions of η unreliable points
with their ri_HD and ri_2HD, i ∈ Z, are also stored.
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 177
2.1.3 Syndrome Computation architecture
Figure 2: Syndrome calculation architecture
2.1.4 Kes And Polynomial Selection
2.1.4.1 Ribm Algorithm
Different from the IBM employed in [12], the KES in the RiBM in [13] is selected by the
decoder presented in this brief. The RiBM algorithm introduces the (x) and _(x), where (x) = δ3t
x3t+δ3t−1x3t−1+・ ・ ・+δ1x+δ0 and _(x) = θ3t x3t +θ3t−1x3t−1+・ ・ ・+θ1x+θ0. Both (x) and
(x) load the Sj (x), then the RiBM simultaneously updates these two polynomials. After 2t iterations,
the error locator polynomial σ(x) and error evaluator polynomial ω(x) can be obtained from the
coefficients of the δ(x) polynomial. Key architecture of the RiBM . The advantage of the RiBM is
that each step in the KES algorithm of the RiBM can be implemented simultaneously. Consequently,
there is no free clock period for each unit in the KES module and no KES architecture needs to be
shared as in although the RiBM requires more registers and multipliers than the IBM, it provides
higher throughput which increase the decoding speed of the whole decoder. Moreover, the KES can
match the speed of the syndrome update perfectly.
Figure 3: Key architecture of RiBM
III. MODULE DESCRIPTION
3.1. Syndrome Calculation Architecture
The syndrome calculation architecture, it is the same as ordinary syndrome architecture in HDD
decoders. The syndromes of the first test vector are calculated and stored in registers from S1 to S2t,
and later pass the syndrome update module in order. At the same time, the positions of η unreliable
points with their ri HD and ri 2HD, i ∈Z, are also stored.
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 178
Figure 4: Syndrome calculation architecture
Figure5: Syndrome Cell
3.2 Syndrome Updates Architecture
The syndrome update module is worked simultaneously with the KES module. Since the KES
algorithm and architecture in the RiBM require 2t clock periods to get the error locator and the
evaluation polynomial, the syndrome update module has to finish the syndrome update in 2t clock
periods to provide the syndromes of next test vector to the to the KES.
Figure 6: Syndrome updates architecture
3.3 KES architecture in RiBM
The KES in the RiBM is selected by the decoder presented in this brief. The RiBM algorithm
introduces the (x) and (x), then the RiBM simultaneously updates these two polynomials. After 2t
iterations, the error locator polynomial σ(x) and error evaluator polynomial ω(x) can be obtained
from the coefficients of the δ(x) polynomial. Key architecture of the RiBM The advantage of the
RiBM is that each step in the KES algorithm of the RiBM can be implemented simultaneously.
Consequently, there is no free clock period for each unit in the KES module and no KES architecture
needs to be shared. Although the RiBM requires more registers and multipliers than the IBM, it
provides higher throughput which increase the decoding speed of the whole decoder. Moreover, the
KES can match the speed of the syndrome update perfectly.
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 179
Figure 7: Architecture of RiBM
Figure 8: Control unit of decoder
3.3.1 Polynomial Selection
The polynomial selection is based on the Chine search algorithm. To reduce extra storage for
all error locators and evaluation polynomials, the Chine search architecture is employed to find the
root number of the candidate error locator polynomial.
Figure 9: Polynomial selection module
3.4 Chien search and forney algorithm with error correction block
After the KES block, the error locator polynomial and the error value polynomial are fed into the
Chien search block, which calculates the roots of the error locator polynomial. The Forney algorithm
block works in parallel with the Chien search block to calculate the magnitude of the error symbol at
each error location. Let the error locator polynomial of the degree over be defined where the
coefficients. It is well known that Chien search algorithm can be used to determine the roots of an
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 180
error locator polynomial of degree in , where is the maximum number of errors that can be corrected
in the RS code. the Chien search block, the Forney algorithm and the error correction blocks, which
generate the error value and then the corrected symbol.
Figure 10:Chien search and forney algorithm
3.5 FIFO memory buffers
As each error value is calculated, the corresponding received symbol is fetched from a FIFO
memory, which buffers the received symbols during the decoding process. Each error value is simply
added to the received symbol to produce a corrected symbol. At the locations where no errors have
occurred, the error values are zero and there is no change in the received polynomial at those
locations when added.
IV. IMPLEMANTATION RESULTS
4.1 Encoder
Figure11: Simulation results of encoder
4.2 Syndrome computation unit
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 181
Figure 12: Snap shot output of syndrome computation unit
4.3 Syndrome update unit
Figure 13: Snap shot output of syndrome update unit
4.4 KES RIBM
Figure 14: Snap shot output of KES RIBM unit
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 182
4.5 Chiensearch block
Figure 15: Snap shot output of Cheinsearch unit
4.6 PISO
Figure 16: Snap shot output of PISO unit
4.7 SIPO
Figure 17: Snap shot output of SIPO unit
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 183
4.8 Top module
Figure 18: Snap shot output of Top module unit
4.9 Decoder
Figure 19.Simulation results of decoder error correction
V. CONCLUSION
USC algorithm was proposed in this brief and the improved LCC RS decoder, based on the USC
gives better performance on speed and area. The proposed decoder is significantly more efficient
than prior designs. Next, we will focus on further improving the throughput of the LCC RS decoder.
The proposed LCC decoder for RS(255 239) code with η = 3 has been modeled with Verilog HDL
and implemented in a XC3S400PQ208 Spartan3 FPGA device with ISE 13.2 t.
REFERENCES
[1] E. Berlekamp, “Nonbinary BCH decoding,” IEEE Trans. Inf. Theory, vol. 14, no. 2, p. 242, Mar. 1968.
[2] R. Koetter and A. Vardy, “Algebraic soft-decision decoding of Reed– Solomon codes,” IEEE Trans. Inf. Theory, vol.
49, no. 11, pp. 2809– 2825, Nov. 2003
International Journal of Modern Trends in Engineering and Research (IJMTER)
Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161
@IJMTER-2014, All rights Reserved 184
[3] J. Bellorado and A. Kavcic, “A low-complexity method for Chase-type decoding of Reed–Solomon codes,” in Proc.
IEEE Int. Symp. Inf. Theory, Seattle, WA, Jul. 2006, pp. 2037–2041.
[4] W. J. Gross, F. R. Kschischang, R. Koetter, and P. Gulak, “A VLSI architecture for interpolation in soft-decision
decoding of Reed–Solomon codes,” in Proc. IEEE Workshop Signal Process. Syst., San Diego, CA, Oct. 2002, pp. 39–
44.
[5] R. Koetter and A. Vardy, “A complexity reducing transformation in algebraic list decoding of Reed–Solomon codes,”
in Proc. IEEE Inf. Theory Workshop, Paris, France, Mar. 2003, pp. 10–13.
[6] J. Zhu and X. Zhang, “High-speed re-encoder design for algebraic soft decision Reed–Solomon decoding,” in Proc.
IEEE Int. Symp. Circuits Syst., New Orleans, LA, May, 2010, pp. 465–468.
[7] Z. Wang and J. Ma, “High-speed interpolation architecture for soft decision decoding of Reed–Solomon codes,”
IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 9, pp. 937–950, Sep. 2006.
[8] X. Zhang, “Reduced complexity interpolation architecture for soft decision Reed–Solomon decoding,” IEEE Trans.
Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 10, pp. 1156–1161, Oct. 2006.
[9] J. Zhu, X. Zhang, and Z. Wang, “Backward interpolation architecture for algebraic soft-decision Reed–Solomon
decoding,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 11, pp. 1602–1615, Nov. 2009.
[10] J. Zhu, X. Zhang, and Z. Wang, “Combined interpolation architecture for soft-decision decoding of Reed–Solomon
codes,” in Proc. IEEE Conf. Comput. Design, Lake Tahoe, CA, Oct. 2008, pp. 526–531.
[11] X. Zhang and J. Zhu, “Algebraic soft-decision decoder architectures for long Reed–Solomon codes,” IEEE Trans.
Circuits Syst. II, vol. 57, no. 10, pp. 787–792, Oct. 2010.
[12] F. Garcia-Herrero, J. Valls, and P. K. Meher, “High speed RS(255, 239) decoder based on LCC decoding,” Circuits
Syst. Signal Process., vol. 30, no. 6, pp. 1643–1669. Jun. 2011.
[13] D. V. Sarwate and N. R. Shanbhag, “High-speed architecture for Reed– Solomon decoders,” IEEE Trans. Very
Large Scale Integer. (VLSI) Syst., vol. 9, no. 5, pp. 641–655, Oct. 2001.
[14] X. Zhang and J. Zhu, “Reduced-complexity multi-interpolator algebraic soft-decision Reed–Solomon decoder,” in
Proc. IEEE Workshop Signal Process. Syst., San Francisco, CA, Oct. 2010, pp. 398–403.
[15] J. Zhu and X. Zhang, “Factorization-free low-complex.
IMPROVED PERFORMANCE RS DECODER USING LCC DECODING BASED ON USC
IMPROVED PERFORMANCE RS DECODER USING LCC DECODING BASED ON USC

More Related Content

PDF
Determination of all stability region of unstable fractional order system in ...
PDF
An Efficient Interpolation-Based Chase BCH Decoder
PDF
AN EFFICIENT VITERBI DECODER
PDF
P0440499104
PDF
Implementation and Design of AES S-Box on FPGA
PDF
09 28 sep16 12808 26506-1-sm(edit)
PDF
Chaotic Variations Of Aes Algorithm
Determination of all stability region of unstable fractional order system in ...
An Efficient Interpolation-Based Chase BCH Decoder
AN EFFICIENT VITERBI DECODER
P0440499104
Implementation and Design of AES S-Box on FPGA
09 28 sep16 12808 26506-1-sm(edit)
Chaotic Variations Of Aes Algorithm

What's hot (18)

PDF
CHAOTIC VARIATIONS OF AES ALGORITHM
PDF
Low complexity design of non binary ldpc decoder using extended min-sum algor...
PDF
K505028085
PDF
Performance Analysis of Steepest Descent Decoding Algorithm for LDPC Codes
PDF
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
PDF
N byte error detecting and correcting code using reedsolomon
PDF
DESIGN OF SOFT VITERBI ALGORITHM DECODER ENHANCED WITH NON-TRANSMITTABLE CODE...
PDF
FEEDBACK LINEARIZATION AND BACKSTEPPING CONTROLLERS FOR COUPLED TANKS
PDF
SC-FDM-IDMA Scheme Employing BCH Coding
PDF
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
PDF
REDUCED COMPLEXITY QUASI-CYCLIC LDPC ENCODER FOR IEEE 802.11N
PDF
W34137142
PDF
PID controller using rapid control prototyping techniques
PDF
Iaetsd fpga implementation of fault tolerant embedded
PDF
COUPLED FPGA/ASIC IMPLEMENTATION OF ELLIPTIC CURVE CRYPTO-PROCESSOR
PDF
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
PDF
Belief Propagation Decoder for LDPC Codes Based on VLSI Implementation
PDF
Reed_Solomon_Implementation
CHAOTIC VARIATIONS OF AES ALGORITHM
Low complexity design of non binary ldpc decoder using extended min-sum algor...
K505028085
Performance Analysis of Steepest Descent Decoding Algorithm for LDPC Codes
ANALOG MODELING OF RECURSIVE ESTIMATOR DESIGN WITH FILTER DESIGN MODEL
N byte error detecting and correcting code using reedsolomon
DESIGN OF SOFT VITERBI ALGORITHM DECODER ENHANCED WITH NON-TRANSMITTABLE CODE...
FEEDBACK LINEARIZATION AND BACKSTEPPING CONTROLLERS FOR COUPLED TANKS
SC-FDM-IDMA Scheme Employing BCH Coding
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
REDUCED COMPLEXITY QUASI-CYCLIC LDPC ENCODER FOR IEEE 802.11N
W34137142
PID controller using rapid control prototyping techniques
Iaetsd fpga implementation of fault tolerant embedded
COUPLED FPGA/ASIC IMPLEMENTATION OF ELLIPTIC CURVE CRYPTO-PROCESSOR
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
Belief Propagation Decoder for LDPC Codes Based on VLSI Implementation
Reed_Solomon_Implementation
Ad

Viewers also liked (9)

PDF
IntrRSCode
PDF
Bch and reed solomon codes generation in frequency domain
PPTX
Reed solomon code
PDF
Reed Solomon Code
PPT
Reed Solomon
PPTX
Reed Soloman and convolution codes
PPT
Reed Solomon Frame Structures Revealed
PPTX
BCH Codes
PPTX
Convolution codes and turbo codes
IntrRSCode
Bch and reed solomon codes generation in frequency domain
Reed solomon code
Reed Solomon Code
Reed Solomon
Reed Soloman and convolution codes
Reed Solomon Frame Structures Revealed
BCH Codes
Convolution codes and turbo codes
Ad

Similar to IMPROVED PERFORMANCE RS DECODER USING LCC DECODING BASED ON USC (20)

PDF
Design and Implementation of Variable Radius Sphere Decoding Algorithm
PDF
Performance comparison of eg ldpc codes
PDF
Non-statistical Euclidean-distance SISO Decoding of Error-correcting Codes ov...
PDF
International Journal of Computer Science, Engineering and Applications (IJCSEA)
PDF
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
PDF
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
PDF
International Journal of Computer Science, Engineering and Applications (IJCSEA)
PDF
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
PDF
Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...
PDF
N byte error detecting and correcting code using reed-solomon and cellular au...
PDF
Design and implementation of log domain decoder
PDF
IRJET- Design and Characterization of MAEC IP Core
PDF
40120130406011 2-3
PDF
Soft Decision Scheme for Multiple Descriptions Coding over Rician Fading Chan...
PDF
Bj32392395
PDF
Estimation of bitlength of transformed quantized residue
PDF
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
PDF
Optimization and simulation of a New Low Density Parity-Check Decoder using t...
PDF
A High Throughput CFA AES S-Box with Error Correction Capability
PDF
widely-linear-minimum (1)
Design and Implementation of Variable Radius Sphere Decoding Algorithm
Performance comparison of eg ldpc codes
Non-statistical Euclidean-distance SISO Decoding of Error-correcting Codes ov...
International Journal of Computer Science, Engineering and Applications (IJCSEA)
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
International Journal of Computer Science, Engineering and Applications (IJCSEA)
NON-STATISTICAL EUCLIDEAN-DISTANCE SISO DECODING OF ERROR-CORRECTING CODES OV...
Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...
N byte error detecting and correcting code using reed-solomon and cellular au...
Design and implementation of log domain decoder
IRJET- Design and Characterization of MAEC IP Core
40120130406011 2-3
Soft Decision Scheme for Multiple Descriptions Coding over Rician Fading Chan...
Bj32392395
Estimation of bitlength of transformed quantized residue
Performance Study of BCH Error Correcting Codes Using the Bit Error Rate Term...
Optimization and simulation of a New Low Density Parity-Check Decoder using t...
A High Throughput CFA AES S-Box with Error Correction Capability
widely-linear-minimum (1)

More from Editor IJMTER (20)

PDF
A NEW DATA ENCODER AND DECODER SCHEME FOR NETWORK ON CHIP
PDF
A RESEARCH - DEVELOP AN EFFICIENT ALGORITHM TO RECOGNIZE, SEPARATE AND COUNT ...
PDF
Analysis of VoIP Traffic in WiMAX Environment
PDF
A Hybrid Cloud Approach for Secure Authorized De-Duplication
PDF
Aging protocols that could incapacitate the Internet
PDF
A Cloud Computing design with Wireless Sensor Networks For Agricultural Appli...
PDF
A CAR POOLING MODEL WITH CMGV AND CMGNV STOCHASTIC VEHICLE TRAVEL TIMES
PDF
Sustainable Construction With Foam Concrete As A Green Green Building Material
PDF
USE OF ICT IN EDUCATION ONLINE COMPUTER BASED TEST
PDF
Textual Data Partitioning with Relationship and Discriminative Analysis
PDF
Testing of Matrices Multiplication Methods on Different Processors
PDF
Survey on Malware Detection Techniques
PDF
SURVEY OF TRUST BASED BLUETOOTH AUTHENTICATION FOR MOBILE DEVICE
PDF
SURVEY OF GLAUCOMA DETECTION METHODS
PDF
Survey: Multipath routing for Wireless Sensor Network
PDF
Step up DC-DC Impedance source network based PMDC Motor Drive
PDF
SPIRITUAL PERSPECTIVE OF AUROBINDO GHOSH’S PHILOSOPHY IN TODAY’S EDUCATION
PDF
Software Quality Analysis Using Mutation Testing Scheme
PDF
Software Defect Prediction Using Local and Global Analysis
PDF
Software Cost Estimation Using Clustering and Ranking Scheme
A NEW DATA ENCODER AND DECODER SCHEME FOR NETWORK ON CHIP
A RESEARCH - DEVELOP AN EFFICIENT ALGORITHM TO RECOGNIZE, SEPARATE AND COUNT ...
Analysis of VoIP Traffic in WiMAX Environment
A Hybrid Cloud Approach for Secure Authorized De-Duplication
Aging protocols that could incapacitate the Internet
A Cloud Computing design with Wireless Sensor Networks For Agricultural Appli...
A CAR POOLING MODEL WITH CMGV AND CMGNV STOCHASTIC VEHICLE TRAVEL TIMES
Sustainable Construction With Foam Concrete As A Green Green Building Material
USE OF ICT IN EDUCATION ONLINE COMPUTER BASED TEST
Textual Data Partitioning with Relationship and Discriminative Analysis
Testing of Matrices Multiplication Methods on Different Processors
Survey on Malware Detection Techniques
SURVEY OF TRUST BASED BLUETOOTH AUTHENTICATION FOR MOBILE DEVICE
SURVEY OF GLAUCOMA DETECTION METHODS
Survey: Multipath routing for Wireless Sensor Network
Step up DC-DC Impedance source network based PMDC Motor Drive
SPIRITUAL PERSPECTIVE OF AUROBINDO GHOSH’S PHILOSOPHY IN TODAY’S EDUCATION
Software Quality Analysis Using Mutation Testing Scheme
Software Defect Prediction Using Local and Global Analysis
Software Cost Estimation Using Clustering and Ranking Scheme

Recently uploaded (20)

PPTX
Foundation to blockchain - A guide to Blockchain Tech
PDF
Digital Logic Computer Design lecture notes
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
Well-logging-methods_new................
PDF
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PPTX
web development for engineering and engineering
PPTX
Geodesy 1.pptx...............................................
PPTX
Artificial Intelligence
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PDF
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PPTX
additive manufacturing of ss316l using mig welding
PPTX
Internet of Things (IOT) - A guide to understanding
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Foundation to blockchain - A guide to Blockchain Tech
Digital Logic Computer Design lecture notes
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
CYBER-CRIMES AND SECURITY A guide to understanding
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Well-logging-methods_new................
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
web development for engineering and engineering
Geodesy 1.pptx...............................................
Artificial Intelligence
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
Embodied AI: Ushering in the Next Era of Intelligent Systems
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
Automation-in-Manufacturing-Chapter-Introduction.pdf
additive manufacturing of ss316l using mig welding
Internet of Things (IOT) - A guide to understanding
Model Code of Practice - Construction Work - 21102022 .pdf
UNIT-1 - COAL BASED THERMAL POWER PLANTS

IMPROVED PERFORMANCE RS DECODER USING LCC DECODING BASED ON USC

  • 1. Scientific Journal Impact Factor (SJIF): 1.711 International Journal of Modern Trends in Engineering and Research www.ijmter.com @IJMTER-2014, All rights Reserved 174 e-ISSN: 2349-9745 p-ISSN: 2393-8161 IMPROVED PERFORMANCE RS DECODER USING LCC DECODING BASED ON USC G.Meenakshi1 , V.Leela.Satyanaraya2, M.tech_VLSI/SD1 , Assistant.Professor, Dept.of E.C.E.2 ECE, Nimra college of Engineering and technology1,2 Abstract---- Reed–Solomon (RS) codes are widely used in digital communication and storage systems. Algebraic soft decision decoding (ASD) of RS codes can obtain significant coding gain over the hard-decision decoding (HDD). Compared with other ASD algorithms, the low-complexity Chase (LCC) decoding algorithm needs less computation complexity with similar or higher coding gain. Besides employing complicated interpolation algorithm, the LCC decoding can also be implemented based on the HDD. However, the previous syndrome computation for 2η test vectors and the key equation solver (KES) in the HDD requires long latency and remarkable hardware. In this brief, a unified syndrome computation algorithm and the corresponding architecture are proposed. Cooperating with the KES in the reduced inversion-free Berlekamp- Messy algorithm, the reduced complexity LCC RS decoder can speed up by 57% and the area will be reduced to 62% compared with the original design for η = 3. Keywords: ASD (Algebraic soft decision), LCC (Low Complexity Chase Decoding), USD (Unified Syndrome Computation),RS (Reed Solomon Codes) I. INTRODUCTION Reed–Solomon (RS) codes are widely employed as the error control code in numerous digital communication and storage systems. Berlekamp developed the first practical decoding procedure for RS codes in 1968. In recent years, the error control capability was improved by Koetter and Vardy, by incorporating the reliability information from the channel into the algebraic soft-decision (ASD) decoding process. Among all ASD algorithms, the low-complexity Chase (LCC) decoding needs to interpolate 2η test vectors with maximum multiplicity one. Hence, the LCC decoding has less computation complexity and similar or higher coding gain compared with other ASD algorithms. Usually, the interpolation is the common method in the LCC decoding algorithm to get the error locator and the evaluator polynomial. A reduced-complexity LCC decoding based on the unified syndrome computation (USC) algorithm is proposed in which the syndromes of one test vector can be obtained from the syndromes of previous test vector, and an efficient architecture of the USC is also given. The KES in the reduced iBM (RiBM) algorithm is adopted to match the speed of the USC, and a modified polynomial selection architecture is employed to choose the right error locator polynomial. As the result, the decoding latency and the area are reduced to 64% and 62% for η = 3, respectively, which leads to 2.5 times speed over area ratio than the decoder in[12] . Further analysis shows the area of the proposed decoder is 69% of the decoder based on RCMI for η = 5, with 13% speed up. The interpolation polynomials of 2η test vectors, the
  • 2. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 175 polynomial selection algorithm is required to select the correct interpolation polynomial for the successful decoding. The error locator polynomial in the interpolation polynomial indicates the error number in the codeword. By comparing the degree of the error location polynomial and its roots number, the correct interpolation result can be selected. If the degree equals the root number, this polynomial will be regarded as the right interpolation result. After the polynomial selection, the Chien search and Forney algorithm (CSFA) could be applied to correct the error symbols in the codeword. Finally, an erasure decoding is used to recover the whole codeword. II. PROPOSED SYSTEM Among all ASD algorithms, the low-complexity Chase (LCC) decoding needs to interpolate 2η test vectors with maximum multiplicity one. Reed–Solomon (RS) codes are widely used in digital communication and storage systems. Algebraic soft decision decoding (ASD) of RS codes can obtain significant coding gain over the hard-decision decoding (HDD). Compared with other ASD algorithms, the low-complexity Chase (LCC) decoding algorithm needs less computation complexity with similar or higher coding gain. Besides employing complicated interpolation algorithm, the LCC decoding can also be implemented based on the HDD. However, the previous syndrome computation for 2η test vectors and the key equation solver (KES) in the HDD requires long latency and remarkable hardware. In this brief, a unified syndrome computation algorithm and the corresponding architecture are proposed. 2.1 Proposed system explanation The architecture of the USC consists of the syndrome calculation architecture and the syndrome update architecture. They are separated into different pipelining stages. The block diagram of the reduced-complexity LCC decoder based on the USC algorithm is given in Fig.1. For the syndrome calculation architecture, it is the same as ordinary syndrome architecture in HDD decoders as shown in Fig. 3. The syndromes of the first test vector are calculated and stored in registers from S1 to S2t, and later pass the syndrome update module in order. Figure 1: Improved performance RS decoder using LCC decoding based on USC At the same time, the positions of η unreliable points with their ri_HD and ri_2HD, i ∈ Z, are also stored. The syndrome update module is shown in Fig. 4. It works simultaneously with the KES module. Since the KES algorithm and architecture in the RiBM require 2t clock periods to get the error locator and the evaluation polynomial, the syndrome update module has to finish the syndrome update in 2t clock periods to provide the syndromes of next test vector to the KES. This selected point is the only different point between the current test vector and the next one. The difference of rÎ_HD and rÎ_2HD is calculated by sending them into a GF (28 ) adder and stored in D2.
  • 3. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 176 2.1.1 USC Algorithm In the syndrome computation with the HDD algorithm, 2t syndromes of the received codeword rHD(x) are computed as Sj= ∑ r _ HD.aij , for j=1 to 2t Where α is the distinct element of GF(2q ). For the LCC decoding based on the HDD, the syndromes of all 2η test vectors are required. For the τ th test vector, the symbol in position i , i ∈ Z, can be ri_HD or ri_2HD and this choice is denoted as ξi_τ . ξi_τ is HD or 2HD according to the different point selection in the τ th test vector. For i that is not included in Z, ξi_τ = HD Sj_r=∑ r _ ξi_r.αi j , for j = 1 to 2t, τ = 1 to 2η. The syndrome computation algorithm proposed. first calculate the syndrome sum of reliable points in R as the common syndrome s j_com, 1 ≤ j ≤ 2t, which is shared by all test vectors. Then, every separated syndrome of the points in position i , i ∈ Z for both ri_HD and ri_2HD is calculated independently and denoted as s j_l_HD and s j_l_2HD, 1 ≤ j ≤ 2t and 1 ≤ l ≤ η. l is used to count the number of points in Z. The final syndrome of the test vector can be got by adding the common syndrome and separated syndromes together. However, if all the test vectors are arranged in an order in which adjacent test vectors only have one different symbol, the syndromes can be calculated directly from the previous result. For the first test vector, which selects all ri_HD, i ∈ Z Sj_1 =∑ ri_HD・ αi j , for j = 1 to 2t. For the rest test vectors, since there is only one different symbol in adjacent two test vectors, the syndromes of the τ th test vector can be calculated from the result of the (τ − 1)th test vector Sj_τ =∑ ri _ξi_τ・ αij , for j = 1 to 2t Sj_τ = Sj_(τ−1) −∑ ri_ξi_(τ−1)・ αij +∑ ri _ξi_τ・ αij = Sj_(τ−1) +∑ (ri_τ − ri_(τ−1))・αij There is only one different symbol between the (τ − 1)th and the τ th test vectors and its position is denoted as Sj_τ = Sj_(τ−1) + (r_ξÎ_τ − r Î_ξÎ_(τ−1)).Îj One of rÎ_ξÎ_τ and rÎ_ξÎ_(τ−1) must be rÎ_HD and the other must be rÎ_2HD in symbol position Î in Z. (rÎ_ξÎ_τ−rÎ_ξÎ_(τ−1))・ αÎj can be regarded as the syndrome difference between the τ and…… (τ − 1) test vectors. So, as shown in Algorithm 1, the USC algorithm only requires calculating the syndromes for the first test vector. After that, syndromes for other test vectors can be updated based on the result of the first test vector by adding the syndrome difference. 2.1.2. USC Architecture The architecture of the USC consists of the syndrome calculation architecture and the syndrome update architecture. They are separated into different pipelining stages. The block diagram of the reduced-complexity LCC decoder based on the USC algorithm is given in Fig. 1For the syndrome calculation architecture, it is the same as ordinary syndrome architecture in HDD decoders . The syndromes of the first test vector are calculated and stored in registers from S1 to S2t, and later pass the syndrome update module in order. At the same time, the positions of η unreliable points with their ri_HD and ri_2HD, i ∈ Z, are also stored.
  • 4. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 177 2.1.3 Syndrome Computation architecture Figure 2: Syndrome calculation architecture 2.1.4 Kes And Polynomial Selection 2.1.4.1 Ribm Algorithm Different from the IBM employed in [12], the KES in the RiBM in [13] is selected by the decoder presented in this brief. The RiBM algorithm introduces the (x) and _(x), where (x) = δ3t x3t+δ3t−1x3t−1+・ ・ ・+δ1x+δ0 and _(x) = θ3t x3t +θ3t−1x3t−1+・ ・ ・+θ1x+θ0. Both (x) and (x) load the Sj (x), then the RiBM simultaneously updates these two polynomials. After 2t iterations, the error locator polynomial σ(x) and error evaluator polynomial ω(x) can be obtained from the coefficients of the δ(x) polynomial. Key architecture of the RiBM . The advantage of the RiBM is that each step in the KES algorithm of the RiBM can be implemented simultaneously. Consequently, there is no free clock period for each unit in the KES module and no KES architecture needs to be shared as in although the RiBM requires more registers and multipliers than the IBM, it provides higher throughput which increase the decoding speed of the whole decoder. Moreover, the KES can match the speed of the syndrome update perfectly. Figure 3: Key architecture of RiBM III. MODULE DESCRIPTION 3.1. Syndrome Calculation Architecture The syndrome calculation architecture, it is the same as ordinary syndrome architecture in HDD decoders. The syndromes of the first test vector are calculated and stored in registers from S1 to S2t, and later pass the syndrome update module in order. At the same time, the positions of η unreliable points with their ri HD and ri 2HD, i ∈Z, are also stored.
  • 5. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 178 Figure 4: Syndrome calculation architecture Figure5: Syndrome Cell 3.2 Syndrome Updates Architecture The syndrome update module is worked simultaneously with the KES module. Since the KES algorithm and architecture in the RiBM require 2t clock periods to get the error locator and the evaluation polynomial, the syndrome update module has to finish the syndrome update in 2t clock periods to provide the syndromes of next test vector to the to the KES. Figure 6: Syndrome updates architecture 3.3 KES architecture in RiBM The KES in the RiBM is selected by the decoder presented in this brief. The RiBM algorithm introduces the (x) and (x), then the RiBM simultaneously updates these two polynomials. After 2t iterations, the error locator polynomial σ(x) and error evaluator polynomial ω(x) can be obtained from the coefficients of the δ(x) polynomial. Key architecture of the RiBM The advantage of the RiBM is that each step in the KES algorithm of the RiBM can be implemented simultaneously. Consequently, there is no free clock period for each unit in the KES module and no KES architecture needs to be shared. Although the RiBM requires more registers and multipliers than the IBM, it provides higher throughput which increase the decoding speed of the whole decoder. Moreover, the KES can match the speed of the syndrome update perfectly.
  • 6. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 179 Figure 7: Architecture of RiBM Figure 8: Control unit of decoder 3.3.1 Polynomial Selection The polynomial selection is based on the Chine search algorithm. To reduce extra storage for all error locators and evaluation polynomials, the Chine search architecture is employed to find the root number of the candidate error locator polynomial. Figure 9: Polynomial selection module 3.4 Chien search and forney algorithm with error correction block After the KES block, the error locator polynomial and the error value polynomial are fed into the Chien search block, which calculates the roots of the error locator polynomial. The Forney algorithm block works in parallel with the Chien search block to calculate the magnitude of the error symbol at each error location. Let the error locator polynomial of the degree over be defined where the coefficients. It is well known that Chien search algorithm can be used to determine the roots of an
  • 7. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 180 error locator polynomial of degree in , where is the maximum number of errors that can be corrected in the RS code. the Chien search block, the Forney algorithm and the error correction blocks, which generate the error value and then the corrected symbol. Figure 10:Chien search and forney algorithm 3.5 FIFO memory buffers As each error value is calculated, the corresponding received symbol is fetched from a FIFO memory, which buffers the received symbols during the decoding process. Each error value is simply added to the received symbol to produce a corrected symbol. At the locations where no errors have occurred, the error values are zero and there is no change in the received polynomial at those locations when added. IV. IMPLEMANTATION RESULTS 4.1 Encoder Figure11: Simulation results of encoder 4.2 Syndrome computation unit
  • 8. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 181 Figure 12: Snap shot output of syndrome computation unit 4.3 Syndrome update unit Figure 13: Snap shot output of syndrome update unit 4.4 KES RIBM Figure 14: Snap shot output of KES RIBM unit
  • 9. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 182 4.5 Chiensearch block Figure 15: Snap shot output of Cheinsearch unit 4.6 PISO Figure 16: Snap shot output of PISO unit 4.7 SIPO Figure 17: Snap shot output of SIPO unit
  • 10. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 183 4.8 Top module Figure 18: Snap shot output of Top module unit 4.9 Decoder Figure 19.Simulation results of decoder error correction V. CONCLUSION USC algorithm was proposed in this brief and the improved LCC RS decoder, based on the USC gives better performance on speed and area. The proposed decoder is significantly more efficient than prior designs. Next, we will focus on further improving the throughput of the LCC RS decoder. The proposed LCC decoder for RS(255 239) code with η = 3 has been modeled with Verilog HDL and implemented in a XC3S400PQ208 Spartan3 FPGA device with ISE 13.2 t. REFERENCES [1] E. Berlekamp, “Nonbinary BCH decoding,” IEEE Trans. Inf. Theory, vol. 14, no. 2, p. 242, Mar. 1968. [2] R. Koetter and A. Vardy, “Algebraic soft-decision decoding of Reed– Solomon codes,” IEEE Trans. Inf. Theory, vol. 49, no. 11, pp. 2809– 2825, Nov. 2003
  • 11. International Journal of Modern Trends in Engineering and Research (IJMTER) Volume 01, Issue 05, [November - 2014] e-ISSN: 2349-9745, p-ISSN: 2393-8161 @IJMTER-2014, All rights Reserved 184 [3] J. Bellorado and A. Kavcic, “A low-complexity method for Chase-type decoding of Reed–Solomon codes,” in Proc. IEEE Int. Symp. Inf. Theory, Seattle, WA, Jul. 2006, pp. 2037–2041. [4] W. J. Gross, F. R. Kschischang, R. Koetter, and P. Gulak, “A VLSI architecture for interpolation in soft-decision decoding of Reed–Solomon codes,” in Proc. IEEE Workshop Signal Process. Syst., San Diego, CA, Oct. 2002, pp. 39– 44. [5] R. Koetter and A. Vardy, “A complexity reducing transformation in algebraic list decoding of Reed–Solomon codes,” in Proc. IEEE Inf. Theory Workshop, Paris, France, Mar. 2003, pp. 10–13. [6] J. Zhu and X. Zhang, “High-speed re-encoder design for algebraic soft decision Reed–Solomon decoding,” in Proc. IEEE Int. Symp. Circuits Syst., New Orleans, LA, May, 2010, pp. 465–468. [7] Z. Wang and J. Ma, “High-speed interpolation architecture for soft decision decoding of Reed–Solomon codes,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 9, pp. 937–950, Sep. 2006. [8] X. Zhang, “Reduced complexity interpolation architecture for soft decision Reed–Solomon decoding,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 14, no. 10, pp. 1156–1161, Oct. 2006. [9] J. Zhu, X. Zhang, and Z. Wang, “Backward interpolation architecture for algebraic soft-decision Reed–Solomon decoding,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 17, no. 11, pp. 1602–1615, Nov. 2009. [10] J. Zhu, X. Zhang, and Z. Wang, “Combined interpolation architecture for soft-decision decoding of Reed–Solomon codes,” in Proc. IEEE Conf. Comput. Design, Lake Tahoe, CA, Oct. 2008, pp. 526–531. [11] X. Zhang and J. Zhu, “Algebraic soft-decision decoder architectures for long Reed–Solomon codes,” IEEE Trans. Circuits Syst. II, vol. 57, no. 10, pp. 787–792, Oct. 2010. [12] F. Garcia-Herrero, J. Valls, and P. K. Meher, “High speed RS(255, 239) decoder based on LCC decoding,” Circuits Syst. Signal Process., vol. 30, no. 6, pp. 1643–1669. Jun. 2011. [13] D. V. Sarwate and N. R. Shanbhag, “High-speed architecture for Reed– Solomon decoders,” IEEE Trans. Very Large Scale Integer. (VLSI) Syst., vol. 9, no. 5, pp. 641–655, Oct. 2001. [14] X. Zhang and J. Zhu, “Reduced-complexity multi-interpolator algebraic soft-decision Reed–Solomon decoder,” in Proc. IEEE Workshop Signal Process. Syst., San Francisco, CA, Oct. 2010, pp. 398–403. [15] J. Zhu and X. Zhang, “Factorization-free low-complex.