IS 151 Outline 2014/2015 
Week Module Activity Assessment 
1-2 1. Digital Circuitry Basics 
· Digital and Analog Quantities 
· Binary Digits 
· Logic Levels 
· Digital Waveforms 
· Basic Logic Operations 
· Basic Logic Functions 
3 2. Number Systems 
· Decimal Numbers 
· Binary Numbers 
· Decimal-to-Binary Conversion 
· Binary Arithmetic 
· Binary Coded Decimal (BCD) 
- Laboratory 1 
Introduction to DEEDS 
4-5 3. Logic Gates and functions 
· The Inverter 
· The AND gate 
· The OR gate 
· The NAND gate 
· The NOR gate 
· The Exclusive-OR gate 
· The Exclusive-NOR gate 
Basic Logic functions 
- The 8 basic logic functions 
- Laboratory 2 
Working with logic gates 
6-7 4. Boolean Algebra and logic simplification 
· Boolean Operations and Expressions 
· Laws and Rules of Boolean Algebra 
· DeMorgan’s Theorems 
· Simplification using Boolean Algebra 
· Standard Forms of Boolean Algebra 
- Test 1 (15%) 
8-9 5. Logic Simplification of Boolean Algebra 
· Boolean Expressions and Truth Tables 
· The Karnaugh Map 
· Karnaugh Map Sum-of-Product Minimization 
· Karnaugh Map Product-of-Sum Minimization 
· Digital System Application – The 7-Segment 
Display 
10-11 Karnaugh maps 
· 3 and 4-variable K-maps 
· Minimization and simplification using K-maps 
· Mapping K-maps from truth tables 
· Don’t care conditions 
· Digital system application 
- Assignment 1 (10%) 
12 6. Introduction to Combinational Logic 
· The AND-OR Logic 
· The AND-OR-Invert Logic
· Implementing Combinational Logic 
· Universal Property of NAND and NOR Gates 
13 7. Functions of Combinational Logic Functional 
units 
· Basic Adders 
· Parallel Adders 
· Comparators 
· Decoders 
· Encoders 
- Test 2 (15%) 
14 8. Sequential Logic and Storage Elements 
· Latches 
· Gated S-R Latch 
· Edge-triggered flip-flops 
· Counters 
· Shift Registers 
- Laboratory 3 
The gated S-R Latch (5%) 
15 9. Finite State Machines and Design of Sequential 
Circuits Mealy Machines 
· Moore Machines 
· Mealy Machines 
· Gray Counters 
- Laboratory 4 
Design of 3-bit Gray code 
counter (5%) 
10. Introduction to Programmable Logic Devices 
· Programmable Logic Devices and Classifications 
· Programmable Array Logic (PLA) 
· Generic Array Logic (GAL)

More Related Content

PDF
ALU_4bit
PPTX
Level of abstraction
PPTX
Reactive cocoa 101
PPTX
Logic gates and its realization
PPTX
Indoor Wireless Localization - Zigbee
PDF
Electronics 2012
PDF
implementation and design of 32-bit adder
PDF
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder
ALU_4bit
Level of abstraction
Reactive cocoa 101
Logic gates and its realization
Indoor Wireless Localization - Zigbee
Electronics 2012
implementation and design of 32-bit adder
A Novel Design of a 4 Bit Reversible ALU using Kogge-Stone Adder

What's hot (20)

PPT
Mae593 Project Presentation
PDF
Optimized Multi-agent Box-pushing - 2017-10-24
PPTX
SMiLE: Design and Development of an ISS Payload for Liquid Behavior Study in ...
PPTX
Microprocessor and Microcontroller lec3
PDF
Timed automata
PPTX
Instruction set
PPTX
Scilab: Computing Tool For Engineers
PPTX
Lecture 9
PPT
Inside LoLA - Experiences from building a state space tool for place transiti...
PDF
Briefing - The Atlast V Aft Bulkhead Carrier Update - Past Missions, Upcoming...
PPT
overview of register transfer, micro operations and basic computer organizati...
PDF
ScilabTEC 2015 - Embedded Solutions
ODP
Optimized declarative transformation First Eclipse QVTc results
PDF
Cilk - An Efficient Multithreaded Runtime System
PPTX
PDF
8085 data transfer instruction set
ODP
Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...
PPTX
Arithmetic and logic operations in c
PDF
Figure 9-15 Block Diagram for a single-Cycle Computer Manually simulate the s...
PPTX
Arithmetic and Logic instructions in Embedded C
Mae593 Project Presentation
Optimized Multi-agent Box-pushing - 2017-10-24
SMiLE: Design and Development of an ISS Payload for Liquid Behavior Study in ...
Microprocessor and Microcontroller lec3
Timed automata
Instruction set
Scilab: Computing Tool For Engineers
Lecture 9
Inside LoLA - Experiences from building a state space tool for place transiti...
Briefing - The Atlast V Aft Bulkhead Carrier Update - Past Missions, Upcoming...
overview of register transfer, micro operations and basic computer organizati...
ScilabTEC 2015 - Embedded Solutions
Optimized declarative transformation First Eclipse QVTc results
Cilk - An Efficient Multithreaded Runtime System
8085 data transfer instruction set
Local Optimizations in Eclipse QVTc and QVTr using the Micro-Mapping Model of...
Arithmetic and logic operations in c
Figure 9-15 Block Diagram for a single-Cycle Computer Manually simulate the s...
Arithmetic and Logic instructions in Embedded C
Ad

Similar to IS 151 Outline 2014 (20)

PDF
It3 4 by Zaheer Abbas Aghani
PDF
Digital Electronics Syllabus
PPT
Introduction to Digital Electronics & What we will study.ppt
PDF
Dldaiii
PDF
PPTX
Full of our final-review Ex-project.pptx
PPT
VFFS ( VERTICAL FORM FILL SEALING MACHINE )
PPT
Nc programming
PPTX
PTInstitute - Syllabus of Embedded System Training in Bangalore
PDF
PCI Express Verification using Reference Modeling
DOC
Digital Logic circuits R2021 SYLLABUS .doc
PPTX
fpgartl-verilog-coding-for-sequential-circuit.pptx
PDF
C044061518
PDF
Introduction to Monte Carlo Ray Tracing, OpenCL Implementation (CEDEC 2014)
PDF
Verilog for synthesis - combinational rev a.pdf
PDF
DFT Rules, set of rules with illustration
PDF
Sap Abap Course In Hyderabad | Sap Abap Training In Hyderabad
PDF
Performance Benchmarking of the R Programming Environment on the Stampede 1.5...
PPTX
plc ICS_PLC_Integration_Tools ICS_PLC_Integration_Tools.pptx
PDF
“Quantization Techniques for Efficient Deployment of Large Language Models: A...
It3 4 by Zaheer Abbas Aghani
Digital Electronics Syllabus
Introduction to Digital Electronics & What we will study.ppt
Dldaiii
Full of our final-review Ex-project.pptx
VFFS ( VERTICAL FORM FILL SEALING MACHINE )
Nc programming
PTInstitute - Syllabus of Embedded System Training in Bangalore
PCI Express Verification using Reference Modeling
Digital Logic circuits R2021 SYLLABUS .doc
fpgartl-verilog-coding-for-sequential-circuit.pptx
C044061518
Introduction to Monte Carlo Ray Tracing, OpenCL Implementation (CEDEC 2014)
Verilog for synthesis - combinational rev a.pdf
DFT Rules, set of rules with illustration
Sap Abap Course In Hyderabad | Sap Abap Training In Hyderabad
Performance Benchmarking of the R Programming Environment on the Stampede 1.5...
plc ICS_PLC_Integration_Tools ICS_PLC_Integration_Tools.pptx
“Quantization Techniques for Efficient Deployment of Large Language Models: A...
Ad

More from wajanga (20)

PPTX
IS 151 Lecture 3
PPTX
IS 151 Lecture 2
PPTX
IS 151 Lecture 1
PDF
IS 139 Assignment 3
PPT
IS 139 Lecture 7
PPT
IS 139 Lecture 6
PDF
IS 139 Assignment 2
PPTX
IS 139 Lecture 5
PPT
IS 139 Lecture 4
PDF
IS 139 Assignment 1
PPT
IS 139 Lecture 3
PPTX
IS 139 Lecture 1
PPT
IS 139 Lecture 2
PPTX
IS 151 Lecture 11
PPTX
IS 151 Lecture 10
PPTX
IS 151 Lecture 9
PPTX
IS 151 Lecture 8
PPTX
IS 151 Lecture 7
PPTX
IS 151 Lecture 6
PPTX
IS 151 Lecture 6
IS 151 Lecture 3
IS 151 Lecture 2
IS 151 Lecture 1
IS 139 Assignment 3
IS 139 Lecture 7
IS 139 Lecture 6
IS 139 Assignment 2
IS 139 Lecture 5
IS 139 Lecture 4
IS 139 Assignment 1
IS 139 Lecture 3
IS 139 Lecture 1
IS 139 Lecture 2
IS 151 Lecture 11
IS 151 Lecture 10
IS 151 Lecture 9
IS 151 Lecture 8
IS 151 Lecture 7
IS 151 Lecture 6
IS 151 Lecture 6

Recently uploaded (20)

PDF
Taming the Chaos: How to Turn Unstructured Data into Decisions
PDF
Developing a website for English-speaking practice to English as a foreign la...
PDF
Hybrid horned lizard optimization algorithm-aquila optimizer for DC motor
PDF
August Patch Tuesday
PDF
A comparative study of natural language inference in Swahili using monolingua...
PDF
DP Operators-handbook-extract for the Mautical Institute
PDF
How ambidextrous entrepreneurial leaders react to the artificial intelligence...
PDF
Transform Your ITIL® 4 & ITSM Strategy with AI in 2025.pdf
PPTX
Chapter 5: Probability Theory and Statistics
PDF
Getting started with AI Agents and Multi-Agent Systems
PPT
What is a Computer? Input Devices /output devices
PDF
Univ-Connecticut-ChatGPT-Presentaion.pdf
PPTX
Tartificialntelligence_presentation.pptx
PDF
Getting Started with Data Integration: FME Form 101
PDF
From MVP to Full-Scale Product A Startup’s Software Journey.pdf
PPTX
observCloud-Native Containerability and monitoring.pptx
PDF
Hindi spoken digit analysis for native and non-native speakers
PDF
NewMind AI Weekly Chronicles – August ’25 Week III
PPTX
O2C Customer Invoices to Receipt V15A.pptx
PDF
DASA ADMISSION 2024_FirstRound_FirstRank_LastRank.pdf
Taming the Chaos: How to Turn Unstructured Data into Decisions
Developing a website for English-speaking practice to English as a foreign la...
Hybrid horned lizard optimization algorithm-aquila optimizer for DC motor
August Patch Tuesday
A comparative study of natural language inference in Swahili using monolingua...
DP Operators-handbook-extract for the Mautical Institute
How ambidextrous entrepreneurial leaders react to the artificial intelligence...
Transform Your ITIL® 4 & ITSM Strategy with AI in 2025.pdf
Chapter 5: Probability Theory and Statistics
Getting started with AI Agents and Multi-Agent Systems
What is a Computer? Input Devices /output devices
Univ-Connecticut-ChatGPT-Presentaion.pdf
Tartificialntelligence_presentation.pptx
Getting Started with Data Integration: FME Form 101
From MVP to Full-Scale Product A Startup’s Software Journey.pdf
observCloud-Native Containerability and monitoring.pptx
Hindi spoken digit analysis for native and non-native speakers
NewMind AI Weekly Chronicles – August ’25 Week III
O2C Customer Invoices to Receipt V15A.pptx
DASA ADMISSION 2024_FirstRound_FirstRank_LastRank.pdf

IS 151 Outline 2014

  • 1. IS 151 Outline 2014/2015 Week Module Activity Assessment 1-2 1. Digital Circuitry Basics · Digital and Analog Quantities · Binary Digits · Logic Levels · Digital Waveforms · Basic Logic Operations · Basic Logic Functions 3 2. Number Systems · Decimal Numbers · Binary Numbers · Decimal-to-Binary Conversion · Binary Arithmetic · Binary Coded Decimal (BCD) - Laboratory 1 Introduction to DEEDS 4-5 3. Logic Gates and functions · The Inverter · The AND gate · The OR gate · The NAND gate · The NOR gate · The Exclusive-OR gate · The Exclusive-NOR gate Basic Logic functions - The 8 basic logic functions - Laboratory 2 Working with logic gates 6-7 4. Boolean Algebra and logic simplification · Boolean Operations and Expressions · Laws and Rules of Boolean Algebra · DeMorgan’s Theorems · Simplification using Boolean Algebra · Standard Forms of Boolean Algebra - Test 1 (15%) 8-9 5. Logic Simplification of Boolean Algebra · Boolean Expressions and Truth Tables · The Karnaugh Map · Karnaugh Map Sum-of-Product Minimization · Karnaugh Map Product-of-Sum Minimization · Digital System Application – The 7-Segment Display 10-11 Karnaugh maps · 3 and 4-variable K-maps · Minimization and simplification using K-maps · Mapping K-maps from truth tables · Don’t care conditions · Digital system application - Assignment 1 (10%) 12 6. Introduction to Combinational Logic · The AND-OR Logic · The AND-OR-Invert Logic
  • 2. · Implementing Combinational Logic · Universal Property of NAND and NOR Gates 13 7. Functions of Combinational Logic Functional units · Basic Adders · Parallel Adders · Comparators · Decoders · Encoders - Test 2 (15%) 14 8. Sequential Logic and Storage Elements · Latches · Gated S-R Latch · Edge-triggered flip-flops · Counters · Shift Registers - Laboratory 3 The gated S-R Latch (5%) 15 9. Finite State Machines and Design of Sequential Circuits Mealy Machines · Moore Machines · Mealy Machines · Gray Counters - Laboratory 4 Design of 3-bit Gray code counter (5%) 10. Introduction to Programmable Logic Devices · Programmable Logic Devices and Classifications · Programmable Array Logic (PLA) · Generic Array Logic (GAL)