SlideShare a Scribd company logo
11
Most read
12
Most read
14
Most read
Abstract:
 Earlier in microcontroller based approach, every LCD
display was associated with a static input.
 This input was static and cannot be changed by user easily
as and when needed. Thus restricting the flexibility to user
can have in updating the data.
 In this topic, we propose to design a prototype where we
interface LCD display through FPGA board so as to provide
flexibility of data which is being displayed directly to LCD.
Thus, this design based Device can prove beneficial for
future Consumer Electronics Market.
 In this design, for serial communication, multi UART with
configurable baud rate is implemented.
 The multi UART and LCD driver are implemented with
Verilog language and can be integrated into the FPGA to
achieve compact, stable and reliable data transmission.
Index Terms : FPGA, LCD
Tools and equipments used:
a) XILINX SPARTAN 300AN FPGA Board
b) XILINX-7.1 SUITE
c) LCD
d) Connecting leads and wires
INTRODUCTION :
 Text LCD modules are cheap and easy to interface
using a microcontroller or FPGA.
 A liquid-crystal display (LCD) is a flat panel display,
electronic visual display, or video display that uses the
light modulating properties of liquid crystals.
 Liquid crystals do not emit light directly.
 LCDs are available to display arbitrary images (as in a
general-purpose computer display) or fixed images
which can be displayed or hidden, such as preset
words, digits, and 7-segment displays as in a digital
clock. They use the same basic technology, except that
arbitrary images are made up of a large number of
small pixels, while other displays have larger elements
Block diagram of LCD module from an
FPGA board
Pluto receives data from the PC serial port, de-serializes it, and sends it
to the LCD module. The de - serializer is the same module from the serial
interface project, so it is just instantiated here.
Lcd module interface with xilinx software using verilog
16x2 LCD :
 Liquid Crystal Display is an electronic display
module.
 A 16x2 LCD display is very basic module and is very
commonly used in various devices and circuits
 It can display 16 characters per line and there are
2 such lines
Pin diagram:
Black box for FPGA(Sparten 3):
Schematics to Interface 2x16 LCD with Spartan-3
Primer
LCD INTERFACE:
 Verilog code :
module Lcd_Display (clk, lcd_rs, lcd_rw, lcd_e, lcd_4, lcd_5, lcd_6,
lcd_7);
parameter n = 27;
parameter k = 17;
(* LOC="E12" *) input clk; // synthesis attribute PERIOD clk "100.0 MHz"
reg [n-1:0] count=0;
reg lcd_busy=1;
reg lcd_stb;
reg [5:0] lcd_code;
reg [6:0] lcd_stuff;
(* LOC="Y14" *) output reg lcd_rs;
(* LOC="W13" *) output reg lcd_rw;
(* LOC="Y15" *) output reg lcd_7;
(* LOC="AB16" *) output reg lcd_6;
(* LOC="Y16" *) output reg lcd_5;
(* LOC="AA12" *) output reg lcd_4;
(* LOC="AB4" *) output reg lcd_e;
always @ (posedge clk) begin
count <= count + 1;
case (count[k+7:k+2])
0: lcd_code <= 6'b000010; // function set
1: lcd_code <= 6'b000010;
2: lcd_code <= 6'b001100;
3: lcd_code <= 6'b000000; // display on/off control
4: lcd_code <= 6'b001100;
5: lcd_code <= 6'b000000; // display clear
6: lcd_code <= 6'b000001;
7: lcd_code <= 6'b000000; // entry mode set
8: lcd_code <= 6'b000110;
9: lcd_code <= 6'h24; // H
10: lcd_code <= 6'h28;
11: lcd_code <= 6'h26; // e
12: lcd_code <= 6'h25;
13: lcd_code <= 6'h26; // l
14: lcd_code <= 6'h2C;
15: lcd_code <= 6'h26; // l
16: lcd_code <= 6'h2C;
17: lcd_code <= 6'h26; // o
18: lcd_code <= 6'h2F;
19: lcd_code <= 6'h22; //
20: lcd_code <= 6'h20;
21: lcd_code <= 6'h25; // W
22: lcd_code <= 6'h27;
23: lcd_code <= 6'h26; // o
24: lcd_code <= 6'h2F;
25: lcd_code <= 6'h27; // r
26: lcd_code <= 6'h22;
27: lcd_code <= 6'h26; // l
28: lcd_code <= 6'h2C;
29: lcd_code <= 6'h26; // d
30: lcd_code <= 6'h24;
31: lcd_code <= 6'h22; // !
32: lcd_code <= 6'h21;
default: lcd_code <= 6'b010000;
endcase
if (lcd_rw)
lcd_busy <= 0;
lcd_stb <= ^count[k+1:k+0] & ~lcd_rw & lcd_busy; // clkrate /
2^(k+2)
lcd_stuff <= {lcd_stb,lcd_code};
{lcd_e,lcd_rs,lcd_rw,lcd_7,lcd_6,lcd_5,lcd_4} <= lcd_stuff;
end
endmodule
Lcd module interface with xilinx software using verilog
Lcd module interface with xilinx software using verilog
SYNTHESIS RESULT :
UCF Generated
# PlanAhead Generated physical constraints
NET "clk" LOC = E12;
NET "lcd_4" LOC = AA12;
NET "lcd_5" LOC = Y16;
NET "lcd_6" LOC = AB16;
NET "lcd_7" LOC = Y15;
NET "lcd_e" LOC = AB4;
NET "lcd_rs" LOC = Y14;
NET "lcd_rw" LOC = W13;
RTL SCHEMATIC:
Design Summary :
Lcd module interface with xilinx software using verilog
CONCLUSION :
 In this project behavioural level hardware descriptive language
Verilog is used.
 Verification of the designed RTL code using simulation techniques,
synthesis of RTL code to obtain gate level netlist using Xilinx ISE
tool was successfully designed and implemented using Verilog and
Xilinx Spatan-300AN Field Programmable Gate Array.
 Finally we were able to display “HELLO WORLD” on the LCD of
FPGA board using interfacing.
 Applications:
Aero Space and Defence
Medical Electronics
Wired and Wireless comm.
High performance computing
Scientific instruments
Video and image processing
Lcd module interface with xilinx software using verilog

More Related Content

ODP
FPGA Tutorial - LCD Interface
PPT
Fan-in and Fan-out.ppt
PPTX
Digital clock workshop
PPTX
Digital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav Raikar
PPTX
Stick Diagram
PPTX
Switched capacitor
PDF
Logic Level Techniques for Power Reduction
PDF
Msp430 assembly language instructions &amp;addressing modes
FPGA Tutorial - LCD Interface
Fan-in and Fan-out.ppt
Digital clock workshop
Digital clock (mod counters)using DSCH (DIGITAL SCHEMATIC) by Gaurav Raikar
Stick Diagram
Switched capacitor
Logic Level Techniques for Power Reduction
Msp430 assembly language instructions &amp;addressing modes

What's hot (20)

PPTX
gate level modeling
PDF
VLSI Fresher Resume
PPTX
opamp application, Bistable, astable and monostable multivibrator, IC-555 timer
PPSX
CPLD xc9500
PPTX
CMOS TG
PPTX
Data flow model -Lecture-4
PDF
MOS LAYERS, MOS design and four basic layers
PPT
Switch level modeling
DOCX
UNIT-III-DIGITAL SYSTEM DESIGN
PPT
Pass Transistor Logic
PDF
IC Design of Power Management Circuits (I)
PPTX
CMOS Fabrication using P-well -VLSI
PDF
Microcontroller pic 16f877 architecture and basics
PPTX
Layout & Stick Diagram Design Rules
PDF
Vlsi best notes google docs
PDF
Verilog VHDL code Decoder and Encoder
PPTX
Smith Chart by YEASIN NEWAJ
DOC
Cyclo converters
DOCX
UNIT-II : SEQUENTIAL CIRCUIT DESIGN
PPTX
gate level modeling
VLSI Fresher Resume
opamp application, Bistable, astable and monostable multivibrator, IC-555 timer
CPLD xc9500
CMOS TG
Data flow model -Lecture-4
MOS LAYERS, MOS design and four basic layers
Switch level modeling
UNIT-III-DIGITAL SYSTEM DESIGN
Pass Transistor Logic
IC Design of Power Management Circuits (I)
CMOS Fabrication using P-well -VLSI
Microcontroller pic 16f877 architecture and basics
Layout & Stick Diagram Design Rules
Vlsi best notes google docs
Verilog VHDL code Decoder and Encoder
Smith Chart by YEASIN NEWAJ
Cyclo converters
UNIT-II : SEQUENTIAL CIRCUIT DESIGN
Ad

Viewers also liked (20)

DOCX
Uart
PPT
generate IP CORES
PPTX
Fpga project
ODP
Fpga creating counter with internal clock
PPT
Led blinking using TMS320C6745
PPT
Getting started with code composer studio v3.3 for tms320 f2812
PPT
Getting started with code composer studio v4 for tms320 f2812
PPT
Switch & LED using TMS320C6745 DSP
PPT
Fpga(field programmable gate array)
PPTX
Field programable gate array
PPTX
Calculator design with lcd using fpga
PPTX
Brainsense -Brain computer Interface
PPTX
Analog to Digital Converter
PDF
Types of motors and control techniques using TI motor control kit
PPT
PPT
PPT
Interfacing LCD with 8051 Microcontroller
PPTX
Microcontroller 8051 and its interfacing
DOC
8051 Microcontroller Notes
PPTX
Analog to digital conversion
Uart
generate IP CORES
Fpga project
Fpga creating counter with internal clock
Led blinking using TMS320C6745
Getting started with code composer studio v3.3 for tms320 f2812
Getting started with code composer studio v4 for tms320 f2812
Switch & LED using TMS320C6745 DSP
Fpga(field programmable gate array)
Field programable gate array
Calculator design with lcd using fpga
Brainsense -Brain computer Interface
Analog to Digital Converter
Types of motors and control techniques using TI motor control kit
Interfacing LCD with 8051 Microcontroller
Microcontroller 8051 and its interfacing
8051 Microcontroller Notes
Analog to digital conversion
Ad

Similar to Lcd module interface with xilinx software using verilog (20)

DOC
Moving message display
PDF
PDF
4 bit lcd_interfacing_with_arm7_primer
PDF
4 bit lcd_interfacing_with_arm7_primer
PPTX
Mini project
PPTX
mini project
PPTX
pertemuan-keenam-lcd-display-project.pptx
PPTX
Final presentation [dissertation project], 20192 esv0002
DOCX
Real Time Clock Interfacing with FPGA
PPTX
131080111003 mci
DOCX
Est 8 1 st
PDF
08_lcd.pdf
PPTX
LCD_Example.pptx
PPTX
ESD -DAY 24.pptx
PPT
Lcd interface with atmega32 avr best.ppt
PPTX
LECTURE - 6_Respberrypico.pptx
DOCX
Alp lcd
PDF
Snake Game on FPGA in Verilog
PDF
PDF
Pic Pg2c
Moving message display
4 bit lcd_interfacing_with_arm7_primer
4 bit lcd_interfacing_with_arm7_primer
Mini project
mini project
pertemuan-keenam-lcd-display-project.pptx
Final presentation [dissertation project], 20192 esv0002
Real Time Clock Interfacing with FPGA
131080111003 mci
Est 8 1 st
08_lcd.pdf
LCD_Example.pptx
ESD -DAY 24.pptx
Lcd interface with atmega32 avr best.ppt
LECTURE - 6_Respberrypico.pptx
Alp lcd
Snake Game on FPGA in Verilog
Pic Pg2c

Recently uploaded (20)

PPTX
Construction Project Organization Group 2.pptx
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PPTX
Foundation to blockchain - A guide to Blockchain Tech
PPTX
web development for engineering and engineering
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
composite construction of structures.pdf
PPTX
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
DOCX
573137875-Attendance-Management-System-original
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPT
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
PPTX
Welding lecture in detail for understanding
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PPTX
bas. eng. economics group 4 presentation 1.pptx
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
Construction Project Organization Group 2.pptx
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
Foundation to blockchain - A guide to Blockchain Tech
web development for engineering and engineering
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
CYBER-CRIMES AND SECURITY A guide to understanding
composite construction of structures.pdf
MCN 401 KTU-2019-PPE KITS-MODULE 2.pptx
573137875-Attendance-Management-System-original
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
Welding lecture in detail for understanding
Operating System & Kernel Study Guide-1 - converted.pdf
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
Model Code of Practice - Construction Work - 21102022 .pdf
bas. eng. economics group 4 presentation 1.pptx
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx

Lcd module interface with xilinx software using verilog

  • 1. Abstract:  Earlier in microcontroller based approach, every LCD display was associated with a static input.  This input was static and cannot be changed by user easily as and when needed. Thus restricting the flexibility to user can have in updating the data.  In this topic, we propose to design a prototype where we interface LCD display through FPGA board so as to provide flexibility of data which is being displayed directly to LCD. Thus, this design based Device can prove beneficial for future Consumer Electronics Market.  In this design, for serial communication, multi UART with configurable baud rate is implemented.  The multi UART and LCD driver are implemented with Verilog language and can be integrated into the FPGA to achieve compact, stable and reliable data transmission.
  • 2. Index Terms : FPGA, LCD Tools and equipments used: a) XILINX SPARTAN 300AN FPGA Board b) XILINX-7.1 SUITE c) LCD d) Connecting leads and wires
  • 3. INTRODUCTION :  Text LCD modules are cheap and easy to interface using a microcontroller or FPGA.  A liquid-crystal display (LCD) is a flat panel display, electronic visual display, or video display that uses the light modulating properties of liquid crystals.  Liquid crystals do not emit light directly.  LCDs are available to display arbitrary images (as in a general-purpose computer display) or fixed images which can be displayed or hidden, such as preset words, digits, and 7-segment displays as in a digital clock. They use the same basic technology, except that arbitrary images are made up of a large number of small pixels, while other displays have larger elements
  • 4. Block diagram of LCD module from an FPGA board Pluto receives data from the PC serial port, de-serializes it, and sends it to the LCD module. The de - serializer is the same module from the serial interface project, so it is just instantiated here.
  • 6. 16x2 LCD :  Liquid Crystal Display is an electronic display module.  A 16x2 LCD display is very basic module and is very commonly used in various devices and circuits  It can display 16 characters per line and there are 2 such lines
  • 8. Black box for FPGA(Sparten 3):
  • 9. Schematics to Interface 2x16 LCD with Spartan-3 Primer
  • 11.  Verilog code : module Lcd_Display (clk, lcd_rs, lcd_rw, lcd_e, lcd_4, lcd_5, lcd_6, lcd_7); parameter n = 27; parameter k = 17; (* LOC="E12" *) input clk; // synthesis attribute PERIOD clk "100.0 MHz" reg [n-1:0] count=0; reg lcd_busy=1; reg lcd_stb; reg [5:0] lcd_code; reg [6:0] lcd_stuff; (* LOC="Y14" *) output reg lcd_rs; (* LOC="W13" *) output reg lcd_rw; (* LOC="Y15" *) output reg lcd_7; (* LOC="AB16" *) output reg lcd_6; (* LOC="Y16" *) output reg lcd_5;
  • 12. (* LOC="AA12" *) output reg lcd_4; (* LOC="AB4" *) output reg lcd_e; always @ (posedge clk) begin count <= count + 1; case (count[k+7:k+2]) 0: lcd_code <= 6'b000010; // function set 1: lcd_code <= 6'b000010; 2: lcd_code <= 6'b001100; 3: lcd_code <= 6'b000000; // display on/off control 4: lcd_code <= 6'b001100; 5: lcd_code <= 6'b000000; // display clear 6: lcd_code <= 6'b000001; 7: lcd_code <= 6'b000000; // entry mode set 8: lcd_code <= 6'b000110; 9: lcd_code <= 6'h24; // H 10: lcd_code <= 6'h28; 11: lcd_code <= 6'h26; // e 12: lcd_code <= 6'h25;
  • 13. 13: lcd_code <= 6'h26; // l 14: lcd_code <= 6'h2C; 15: lcd_code <= 6'h26; // l 16: lcd_code <= 6'h2C; 17: lcd_code <= 6'h26; // o 18: lcd_code <= 6'h2F; 19: lcd_code <= 6'h22; // 20: lcd_code <= 6'h20; 21: lcd_code <= 6'h25; // W 22: lcd_code <= 6'h27; 23: lcd_code <= 6'h26; // o 24: lcd_code <= 6'h2F; 25: lcd_code <= 6'h27; // r 26: lcd_code <= 6'h22; 27: lcd_code <= 6'h26; // l 28: lcd_code <= 6'h2C; 29: lcd_code <= 6'h26; // d
  • 14. 30: lcd_code <= 6'h24; 31: lcd_code <= 6'h22; // ! 32: lcd_code <= 6'h21; default: lcd_code <= 6'b010000; endcase if (lcd_rw) lcd_busy <= 0; lcd_stb <= ^count[k+1:k+0] & ~lcd_rw & lcd_busy; // clkrate / 2^(k+2) lcd_stuff <= {lcd_stb,lcd_code}; {lcd_e,lcd_rs,lcd_rw,lcd_7,lcd_6,lcd_5,lcd_4} <= lcd_stuff; end endmodule
  • 17. SYNTHESIS RESULT : UCF Generated # PlanAhead Generated physical constraints NET "clk" LOC = E12; NET "lcd_4" LOC = AA12; NET "lcd_5" LOC = Y16; NET "lcd_6" LOC = AB16; NET "lcd_7" LOC = Y15; NET "lcd_e" LOC = AB4; NET "lcd_rs" LOC = Y14; NET "lcd_rw" LOC = W13;
  • 21. CONCLUSION :  In this project behavioural level hardware descriptive language Verilog is used.  Verification of the designed RTL code using simulation techniques, synthesis of RTL code to obtain gate level netlist using Xilinx ISE tool was successfully designed and implemented using Verilog and Xilinx Spatan-300AN Field Programmable Gate Array.  Finally we were able to display “HELLO WORLD” on the LCD of FPGA board using interfacing.
  • 22.  Applications: Aero Space and Defence Medical Electronics Wired and Wireless comm. High performance computing Scientific instruments Video and image processing