SlideShare a Scribd company logo
2
Most read
4
Most read
EXPERIMENT-1
OBJECTIVE-- Logic Gate verification using various ICs.
SIMULATION ENVIRONMENT-- LTSpiceECE(EC2)
THEORY--Logic gates are electronic circuits which perform logical functions on one or more
inputs to produce one output. There are seven logic gates. When all the input combinations of a
logic gate are written in a series and their corresponding outputs written along them, then this input/
output combination is called Truth Table.
VARIOUS GATES--
1-AND--
FIG-1.i Circuit for AND Gate
INPUT A INPUT B OUTPUT
1 1 1
1 0 0
0 1 0
0 0 0
FIG-1.ii Pulse Output for AND Gate
2-OR--
FIG-2.i Circuit for OR Gate
INPUT A INPUT B OUTPUT
1 1 1
1 0 1
0 1 1
0 0 0
FIG-2.ii Pulse Output for OR Gate
3-NOT--
FIG-3.i Circuit for NOT Gate
INPUT OUTPUT
1 0
0 1
FIG-3.ii Pulse Output for NOT Gate
4-NAND Gate--
NAND gate is actually a series of AND gate with NOT gate. If we connect the output of an AND
gate to the input of a NOT gate, this combination will work as NOT-AND or NAND gate. Z=AB
FIG-4.i Circuit for NAND Gate
INPUT A INPUT B OUTPUT
0 0 1
0 1 1
1 0 1
1 1 0
FIG-4.ii Pulse Output for NAND Gate
5-NOR Gate--
NOR gate is actually a series of OR gate with NOT gate. If we connect the output of an OR gate to
the input of a NOT gate, this combination will work as NOT-OR or NOR gate.
FIG-5.i Circuit for NOR Gate
INPUT A INPUT B OUTPUT
0 0 1
0 1 0
1 0 0
1 1 0
FIG-5.ii Pulse Output for NOR Gate
6-Exclusive OR (X-OR) Gate--
Ex-OR gate produces an output as 1, when number of 1’s at its inputs is odd, otherwise output is 0.
It has two inputs and one output.
FIG-6.i Circuit for Ex-OR Gate
INPUT A INPUT B OUTPUT
0 0 0
0 1 1
1 0 1
1 1 0
FIG-6.ii Pulse Output for Ex-OR Gate
7-Exclusive NOR (Ex-NOR) Gate--
X-NOR gate produces an output as 1, when number of 1’s at its inputs is not odd, otherwise output
is 0. It has two inputs and one output.
FIG-7.i Circuit for Ex-NOR Gate
INPUT A INPUT B OUTPUT
0 0 1
0 1 0
1 0 0
1 1 1
FIG-7.ii Pulse Output for Ex-NOR Gate
RESULT-- All the truth table of logic gates AND , OR , NOT , NAND , NOR , X-OR , X-NOR are
verified by using the integrated circuits on online simulator.

More Related Content

PPTX
Addressing modes 8085
PDF
Decoders
PPTX
Decoders
PPTX
Nand and nor as a universal gates
PPTX
Multiplexer & de multiplexer
PPTX
Hybrid model for Transistor, small signal Analysis
PPTX
multiplexer and d-multiplexer
PPTX
Microwave- directional coupler paramets & applications
Addressing modes 8085
Decoders
Decoders
Nand and nor as a universal gates
Multiplexer & de multiplexer
Hybrid model for Transistor, small signal Analysis
multiplexer and d-multiplexer
Microwave- directional coupler paramets & applications

What's hot (20)

PPTX
Logic gates ppt
PPT
Logic gates presentation
PPTX
Multiplexers
PPT
Packet Switching and X.25 Protocol
PPTX
Non linear applications of op amp
PPTX
NAND and NOR implementation and Other two level implementation
PPTX
PPTX
Decoder Full Presentation
PPTX
IEEE floating point representation
PDF
Need For Modulation in Communication System
PPTX
INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER
PPTX
Differential amplifier
PPT
Losses in optical fiber
PPTX
Quick tutorial on IEEE 754 FLOATING POINT representation
PDF
Sampling Theorem, Quantization Noise and its types, PCM, Channel Capacity, Ny...
PPT
basic logic gates
PDF
Basics of op amp
PDF
8155 PPI
PPTX
Multiplexer and De-Multiplexer
Logic gates ppt
Logic gates presentation
Multiplexers
Packet Switching and X.25 Protocol
Non linear applications of op amp
NAND and NOR implementation and Other two level implementation
Decoder Full Presentation
IEEE floating point representation
Need For Modulation in Communication System
INTERFACING ANALAOG TO DIGITAL CONVERTER (ADC0808/09) TO 8051 MICROCONTROLLER
Differential amplifier
Losses in optical fiber
Quick tutorial on IEEE 754 FLOATING POINT representation
Sampling Theorem, Quantization Noise and its types, PCM, Channel Capacity, Ny...
basic logic gates
Basics of op amp
8155 PPI
Multiplexer and De-Multiplexer
Ad

Similar to Logic gates verification (20)

PDF
Logic gates verification using universal gates
PDF
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
PPTX
Logic circuits and design PART 3.pptx
PDF
Basic Logic Gates with Truth Tables.pdf
PPTX
Digital Logic Gates .pptx
PPT
Logic Gates
DOCX
Physics investigatgory project on logic gates class 12
DOCX
Physics Investigatory project Class 12 Logic Gates
PPTX
Computer System Architecture lecture 12 GLAU
PPTX
Digital logic Gates of Computer Science
PPTX
digital electronics .pptx
PPTX
LOGIC GATES, TYPES AND THEIR TRUTH TABLES.
PDF
Logic gates
PPTX
ICT Basic Logic Gates Lessons.pptx
DOCX
Physics investigatory project
PDF
Logic Gates.pdf A short evaluation and description of logic gates
DOCX
Physics project on logic gate
DOCX
combinational-circuit____gates_456788 (2).docx
DOCX
physics investigatory project class 12 on logic gates ,boolean algebra
PDF
Logic gates
Logic gates verification using universal gates
M. FLORENCE DAYANA/unit - II logic gates and circuits.pdf
Logic circuits and design PART 3.pptx
Basic Logic Gates with Truth Tables.pdf
Digital Logic Gates .pptx
Logic Gates
Physics investigatgory project on logic gates class 12
Physics Investigatory project Class 12 Logic Gates
Computer System Architecture lecture 12 GLAU
Digital logic Gates of Computer Science
digital electronics .pptx
LOGIC GATES, TYPES AND THEIR TRUTH TABLES.
Logic gates
ICT Basic Logic Gates Lessons.pptx
Physics investigatory project
Logic Gates.pdf A short evaluation and description of logic gates
Physics project on logic gate
combinational-circuit____gates_456788 (2).docx
physics investigatory project class 12 on logic gates ,boolean algebra
Logic gates
Ad

Recently uploaded (20)

PDF
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PDF
O5-L3 Freight Transport Ops (International) V1.pdf
PDF
RMMM.pdf make it easy to upload and study
PDF
102 student loan defaulters named and shamed – Is someone you know on the list?
PPTX
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
PDF
Microbial disease of the cardiovascular and lymphatic systems
PPTX
GDM (1) (1).pptx small presentation for students
PDF
Classroom Observation Tools for Teachers
PPTX
Microbial diseases, their pathogenesis and prophylaxis
PDF
Complications of Minimal Access Surgery at WLH
PPTX
Cell Structure & Organelles in detailed.
PPTX
human mycosis Human fungal infections are called human mycosis..pptx
PPTX
Pharma ospi slides which help in ospi learning
PPTX
Lesson notes of climatology university.
PPTX
Institutional Correction lecture only . . .
PDF
01-Introduction-to-Information-Management.pdf
PPTX
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
PDF
Module 4: Burden of Disease Tutorial Slides S2 2025
PDF
ANTIBIOTICS.pptx.pdf………………… xxxxxxxxxxxxx
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
Pharmacology of Heart Failure /Pharmacotherapy of CHF
O5-L3 Freight Transport Ops (International) V1.pdf
RMMM.pdf make it easy to upload and study
102 student loan defaulters named and shamed – Is someone you know on the list?
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
Microbial disease of the cardiovascular and lymphatic systems
GDM (1) (1).pptx small presentation for students
Classroom Observation Tools for Teachers
Microbial diseases, their pathogenesis and prophylaxis
Complications of Minimal Access Surgery at WLH
Cell Structure & Organelles in detailed.
human mycosis Human fungal infections are called human mycosis..pptx
Pharma ospi slides which help in ospi learning
Lesson notes of climatology university.
Institutional Correction lecture only . . .
01-Introduction-to-Information-Management.pdf
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
Module 4: Burden of Disease Tutorial Slides S2 2025
ANTIBIOTICS.pptx.pdf………………… xxxxxxxxxxxxx

Logic gates verification

  • 1. EXPERIMENT-1 OBJECTIVE-- Logic Gate verification using various ICs. SIMULATION ENVIRONMENT-- LTSpiceECE(EC2) THEORY--Logic gates are electronic circuits which perform logical functions on one or more inputs to produce one output. There are seven logic gates. When all the input combinations of a logic gate are written in a series and their corresponding outputs written along them, then this input/ output combination is called Truth Table. VARIOUS GATES-- 1-AND-- FIG-1.i Circuit for AND Gate INPUT A INPUT B OUTPUT 1 1 1 1 0 0 0 1 0 0 0 0
  • 2. FIG-1.ii Pulse Output for AND Gate 2-OR-- FIG-2.i Circuit for OR Gate INPUT A INPUT B OUTPUT 1 1 1 1 0 1 0 1 1 0 0 0
  • 3. FIG-2.ii Pulse Output for OR Gate 3-NOT-- FIG-3.i Circuit for NOT Gate INPUT OUTPUT 1 0 0 1
  • 4. FIG-3.ii Pulse Output for NOT Gate 4-NAND Gate-- NAND gate is actually a series of AND gate with NOT gate. If we connect the output of an AND gate to the input of a NOT gate, this combination will work as NOT-AND or NAND gate. Z=AB FIG-4.i Circuit for NAND Gate INPUT A INPUT B OUTPUT 0 0 1 0 1 1 1 0 1 1 1 0
  • 5. FIG-4.ii Pulse Output for NAND Gate 5-NOR Gate-- NOR gate is actually a series of OR gate with NOT gate. If we connect the output of an OR gate to the input of a NOT gate, this combination will work as NOT-OR or NOR gate. FIG-5.i Circuit for NOR Gate INPUT A INPUT B OUTPUT 0 0 1 0 1 0 1 0 0 1 1 0
  • 6. FIG-5.ii Pulse Output for NOR Gate 6-Exclusive OR (X-OR) Gate-- Ex-OR gate produces an output as 1, when number of 1’s at its inputs is odd, otherwise output is 0. It has two inputs and one output. FIG-6.i Circuit for Ex-OR Gate INPUT A INPUT B OUTPUT 0 0 0 0 1 1 1 0 1 1 1 0
  • 7. FIG-6.ii Pulse Output for Ex-OR Gate 7-Exclusive NOR (Ex-NOR) Gate-- X-NOR gate produces an output as 1, when number of 1’s at its inputs is not odd, otherwise output is 0. It has two inputs and one output. FIG-7.i Circuit for Ex-NOR Gate INPUT A INPUT B OUTPUT 0 0 1 0 1 0 1 0 0 1 1 1
  • 8. FIG-7.ii Pulse Output for Ex-NOR Gate RESULT-- All the truth table of logic gates AND , OR , NOT , NAND , NOR , X-OR , X-NOR are verified by using the integrated circuits on online simulator.