SlideShare a Scribd company logo
2
Most read
3
Most read
5
Most read
BY TEAM 1:
PERIPHERAL COMPONENT
INTERCONNECT (PCI) BUS
INTRODUCTION:
❖ Peripheral Component Interconnect (PCI) is
a local compute bus for
attaching hardware devices in a computer and
is part of the PCI Local Bus standard.
❖ The PCI bus is a good example of a system
bus that grew out of the need for
standarization.
❖ An important feature that the PCI pioneered
is a plug and play capability for connection I/O
devices.
❖ PCI slots are utilized to install sound cards,
Ethernet and remote cards and presently strong
state drives utilizing NVMe innovation to supply
SSD drive speeds that are numerous times
speedier than SATA SSD speeds. PCI openings too
permit discrete design cards to be included to a
computer as well.
❖ PCI openings (and their variations) permit you to
include expansion cards to a motherboard. The
extension cards increment the machines
capabilities past what the motherboard may create
alone, such as: upgraded illustrations, extended
sound, expanded USB and difficult drive controller,
and extra arrange interface options, to title a
couple of.
HISTORY OF PCI BUS:
❖ Work on PCI began at the Intel Architecture Labs (IAL, also
Architecture Development Lab) c. 1990. A team of primarily IAL
engineers defined the architecture and developed a proof of concept
chipset and platform (Saturn) partnering with teams in the company's
desktop PC systems and core logic product organizations.
❖ PCI was immediately put to use in servers, replacing Micro Channel
architecture (MCA) and Extended Industry Standard
Architecture (EISA) as the server expansion bus of choice. In
mainstream PCs, PCI was slower to replace VLB, and did not gain
significant market penetration until late 1994 in second-
generation Pentium PCs. By 1996, VLB was all but extinct, and
manufacturers had adopted PCI even for Intel 80486 (486)
computers.
PCI BUS
PCI BUS
PCI BUS
Device Configuration
When an I/O device is connected to a computer, several
actions are needed to configure both the device and the
software that communicates with it. The software needs
to know the address of the device and also the device
characteristics , such as the speed of the transmission
link etc;
The PCI simplifies this process by incorporating a small
Configuration ROM memory that stores information
about that device in each I/O device interface.
Device Configuration in PCI Bus
❖ The PCI has a configuration ROM that stores
information about the device.
❖ The configuration ROMs of all devices are
accessible in the Configuration Address-Space.
❖ The PCI initialization software reads these ROMs
whenever the system is powered up or reset.
❖ In each case, it determines whether the device is a
printer, a keyboard or an Ethernet interface.
❖ Devices are assigned addresses during the
Initialization process.
❖ Hence Devices cannot be accessed based on their
address during the configuration process.
❖ Each device has an input signal called Initialization
Device Select , IDSEL# .
❖ IDSEL# pin of each device is connected to one of
the upper 21 address lines(AD11 to AD31)
❖ During configuration operation ,
➢ A configuration command and an address is
issued.
➢ The corresponding AD line is set to 1 and the
remaining 20 lines are set to 0.
❖ The lower address lines , (AD10 to AD00) are used
to specify the type of operation and to access the
contents of Configuration ROM.
❖ The configuration software scans all 21 locations.
❖ Each device may request an address in the I/O
space or Memory space.
❖ The PCI Bus has four interrupt request lines.
❖ The software instructs the device as to which of
these lines it can use to request an interrupt.
This process relieves the user from having
to be involved in the configuration process.The
user simply plugs in the interface board and turns
on the power.
Electrical Characteristics
❖ The PCI bus is defined for operation with either a
5V or 3.3V power supply.
❖ Motherboard is designed to operate with
signaling system.
❖ Connectors in the expansion board are designed
to ensure that they can be plugged only in a
compatible motherboard.

More Related Content

PPS
Cache memory
PPTX
DMA and DMA controller
PPTX
Pentium processor
PPTX
Register organization, stack
PPTX
SCSI(small computer system interface)
PPTX
Modes of transfer - Computer Organization & Architecture - Nithiyapriya Pasav...
PPTX
CISC & RISC Architecture
PDF
Embedded C - Optimization techniques
Cache memory
DMA and DMA controller
Pentium processor
Register organization, stack
SCSI(small computer system interface)
Modes of transfer - Computer Organization & Architecture - Nithiyapriya Pasav...
CISC & RISC Architecture
Embedded C - Optimization techniques

What's hot (20)

PPT
Memory management
PPTX
Direct memory access (dma)
PDF
Soc architecture and design
PPT
Architecture of 8086 Microprocessor
PDF
Pcie basic
PPTX
Accessing I/O Devices
PPTX
Instruction Set Architecture
PPT
Disk structure
PPTX
General Purpose Registers.pptx
PDF
Assembler directives and basic steps ALP of 8086
PPTX
INTEL 8086 MICROPROCESSOR
PPTX
General register organization (computer organization)
PPTX
RAID LEVELS
PPTX
Stacks & subroutines 1
PPTX
RISC and CISC Processors
PPTX
Multiprocessor system
PPTX
Operating system components
PPT
Pipeline hazards in computer Architecture ppt
PPTX
Computer registers
PPTX
Computer architecture virtual memory
Memory management
Direct memory access (dma)
Soc architecture and design
Architecture of 8086 Microprocessor
Pcie basic
Accessing I/O Devices
Instruction Set Architecture
Disk structure
General Purpose Registers.pptx
Assembler directives and basic steps ALP of 8086
INTEL 8086 MICROPROCESSOR
General register organization (computer organization)
RAID LEVELS
Stacks & subroutines 1
RISC and CISC Processors
Multiprocessor system
Operating system components
Pipeline hazards in computer Architecture ppt
Computer registers
Computer architecture virtual memory
Ad

Similar to PCI BUS (20)

PDF
Bus Standards and Networking
PDF
PCI.pdf
PPT
Pcie drivers basics
PPTX
Difference between PCI PCI-X PCIe
PPT
PCI
PPTX
Bus Interfacing with Intel Microprocessors Based Systems
PPTX
Types Of Buses
PPTX
Bus & Interface
DOCX
Peripheral Component Interconnect.docx
PPTX
PPTX
Ec305.13 buses mgl
PPTX
Ec305.13 buses mgl
PPTX
Bus interface 8086
PPT
Slots Presentation
PPTX
Pci,usb,scsi bus
PPT
Chapter 6: Expansion Buses
PPT
inputoutput_organization__Morrismano.ppt
PDF
PCI Drivers
PPTX
Computer organization & architecture chapter-1
Bus Standards and Networking
PCI.pdf
Pcie drivers basics
Difference between PCI PCI-X PCIe
PCI
Bus Interfacing with Intel Microprocessors Based Systems
Types Of Buses
Bus & Interface
Peripheral Component Interconnect.docx
Ec305.13 buses mgl
Ec305.13 buses mgl
Bus interface 8086
Slots Presentation
Pci,usb,scsi bus
Chapter 6: Expansion Buses
inputoutput_organization__Morrismano.ppt
PCI Drivers
Computer organization & architecture chapter-1
Ad

Recently uploaded (20)

PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PPTX
Foundation to blockchain - A guide to Blockchain Tech
PDF
Digital Logic Computer Design lecture notes
PPTX
Lecture Notes Electrical Wiring System Components
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PPTX
additive manufacturing of ss316l using mig welding
PDF
Arduino robotics embedded978-1-4302-3184-4.pdf
PDF
Structs to JSON How Go Powers REST APIs.pdf
DOCX
573137875-Attendance-Management-System-original
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PDF
PPT on Performance Review to get promotions
PPT
Mechanical Engineering MATERIALS Selection
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PPTX
Sustainable Sites - Green Building Construction
PPTX
UNIT 4 Total Quality Management .pptx
PDF
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
PPTX
Internet of Things (IOT) - A guide to understanding
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Foundation to blockchain - A guide to Blockchain Tech
Digital Logic Computer Design lecture notes
Lecture Notes Electrical Wiring System Components
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
additive manufacturing of ss316l using mig welding
Arduino robotics embedded978-1-4302-3184-4.pdf
Structs to JSON How Go Powers REST APIs.pdf
573137875-Attendance-Management-System-original
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPT on Performance Review to get promotions
Mechanical Engineering MATERIALS Selection
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Sustainable Sites - Green Building Construction
UNIT 4 Total Quality Management .pptx
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
Internet of Things (IOT) - A guide to understanding

PCI BUS

  • 1. BY TEAM 1: PERIPHERAL COMPONENT INTERCONNECT (PCI) BUS
  • 2. INTRODUCTION: ❖ Peripheral Component Interconnect (PCI) is a local compute bus for attaching hardware devices in a computer and is part of the PCI Local Bus standard. ❖ The PCI bus is a good example of a system bus that grew out of the need for standarization. ❖ An important feature that the PCI pioneered is a plug and play capability for connection I/O devices.
  • 3. ❖ PCI slots are utilized to install sound cards, Ethernet and remote cards and presently strong state drives utilizing NVMe innovation to supply SSD drive speeds that are numerous times speedier than SATA SSD speeds. PCI openings too permit discrete design cards to be included to a computer as well. ❖ PCI openings (and their variations) permit you to include expansion cards to a motherboard. The extension cards increment the machines capabilities past what the motherboard may create alone, such as: upgraded illustrations, extended sound, expanded USB and difficult drive controller, and extra arrange interface options, to title a couple of.
  • 4. HISTORY OF PCI BUS: ❖ Work on PCI began at the Intel Architecture Labs (IAL, also Architecture Development Lab) c. 1990. A team of primarily IAL engineers defined the architecture and developed a proof of concept chipset and platform (Saturn) partnering with teams in the company's desktop PC systems and core logic product organizations. ❖ PCI was immediately put to use in servers, replacing Micro Channel architecture (MCA) and Extended Industry Standard Architecture (EISA) as the server expansion bus of choice. In mainstream PCs, PCI was slower to replace VLB, and did not gain significant market penetration until late 1994 in second- generation Pentium PCs. By 1996, VLB was all but extinct, and manufacturers had adopted PCI even for Intel 80486 (486) computers.
  • 8. Device Configuration When an I/O device is connected to a computer, several actions are needed to configure both the device and the software that communicates with it. The software needs to know the address of the device and also the device characteristics , such as the speed of the transmission link etc; The PCI simplifies this process by incorporating a small Configuration ROM memory that stores information about that device in each I/O device interface.
  • 9. Device Configuration in PCI Bus ❖ The PCI has a configuration ROM that stores information about the device. ❖ The configuration ROMs of all devices are accessible in the Configuration Address-Space. ❖ The PCI initialization software reads these ROMs whenever the system is powered up or reset. ❖ In each case, it determines whether the device is a printer, a keyboard or an Ethernet interface. ❖ Devices are assigned addresses during the Initialization process. ❖ Hence Devices cannot be accessed based on their address during the configuration process.
  • 10. ❖ Each device has an input signal called Initialization Device Select , IDSEL# . ❖ IDSEL# pin of each device is connected to one of the upper 21 address lines(AD11 to AD31) ❖ During configuration operation , ➢ A configuration command and an address is issued. ➢ The corresponding AD line is set to 1 and the remaining 20 lines are set to 0. ❖ The lower address lines , (AD10 to AD00) are used to specify the type of operation and to access the contents of Configuration ROM.
  • 11. ❖ The configuration software scans all 21 locations. ❖ Each device may request an address in the I/O space or Memory space. ❖ The PCI Bus has four interrupt request lines. ❖ The software instructs the device as to which of these lines it can use to request an interrupt. This process relieves the user from having to be involved in the configuration process.The user simply plugs in the interface board and turns on the power.
  • 12. Electrical Characteristics ❖ The PCI bus is defined for operation with either a 5V or 3.3V power supply. ❖ Motherboard is designed to operate with signaling system. ❖ Connectors in the expansion board are designed to ensure that they can be plugged only in a compatible motherboard.