SlideShare a Scribd company logo
2
Most read
5
Most read
7
Most read
ANALOG ELECTRONICS
PHASE LOCKED LOOP
PREET|patel
151310109032
2nd B.E. Electrical
AIIE
CONTENTS
• Introduction
• Block diagram of PLL
• Phase detector
• Low pass filter
• Voltage controlled oscillator
• Pin diagram of PLL
• Characteristic of 565 PLL
• Application of PLL
• PLL as a frequency synthesizer
• AM detection using PLL 2
INTRODUCTION
• Phase locked loop(PLL) is basically a closed loop system. Its application is to lock
the output frequency and phase of input signal.
• PLL is also used for communication circuits in two different ways:
• For demodulation application
• Synchronization of signal
• PLL principle is used in application such as FM demodulation, FSK demodulation,
motor speed control, frequency multiplication and division.
3
BLOCK DIAGRAM of PLL
PHASE DETECTOR LOW PASS FILTER
VOLTAGE
CONTROLLED
OSCILLATOR (VCO)
Input Output
Ve Vc
Vo , foVi , fi
Feedback Path
A BASIC PHASE LOCKED LOOP
4
PHASE DETECTOR
• The two inputs to a phase detector or comparator are the input voltage Vi,
at frequency fi and the feedback voltage from a Voltage controlled oscillator
(VCO) at frequency fo.
• The phase detector compares these two signals and produces a dc voltage
Ve, which is proportional to the phase difference between fi and fo. The
output voltage Ve of the phase detector is called as “error voltage”. This
error voltage is then applied to a low pass filter.
PHASE DETECTOR
• ANALOG
• DIGITAL
• FLIP-FLOP
5
Types
LOW PASS FILTER
• The low pass filter removes the high frequency noise present in the phase
detector output and produces a ripple-free dc level.
• This dc level is amplified to an adequate level and applied to a voltage controlled
oscillator. The dc amplifier output voltage is called as the control voltage Vc .
6
VOLTAGE CONTROLLED OSCILLATOR
• The control voltage Vc is applied at the input of a VCO. The output frequency of VCO
is directly proportional to the dc control voltage Vc .
• The VCO frequency fO is compared with the input frequency fi by the phase
detector and it (VCO frequency) is adjusted continuously until it is equal to the
input frequency fi . i.e
fO = fi
7
PLL IC 565
Pin Configuration
1
2
3
4
5
6
7
14
13
12
11
10
9
8
SE/NE 565
-V
Input
Input
VCO Output
Phase Comparator VCO Output
Reference Output
Demodulated Output External Resistor for VCO
External Capacitor for VCO
+V
NC
NC
NC
NC
8
CHARACHTERISITIC of 565 PLL
Sr No. CHARACTERISTIC RANGE/VALUE
1 Operating frequency range 0.001Hz to 500KHz
2 Operating voltage range ±6 to ±12
3 Input level required for tracking 10mV rms minimum to 3Vp-p maximum
4 Input impedance 10kΩ typically
5 Output sink current 1mA typically
6 Output source current 10mA typically
7 Drift in VCO center frequency fo with temperature 300 ppm/°C typically
8 Drift in VCO center frequency fo with supply voltage 1.5% / V maximum
9 Triangular wave amplitude Typically 2.4 Vp-p at ±6 supply voltage
10 Triangular wave amplitude Typically 5.4 Vp-p at ±6 supply voltage
11 Bandwidth adjustment range < ± 1 to > to ± 60%
9
APPLICATION OF PLL
• PLL can be used as:
• Frequency Multiplication
• Frequency Translation
• AM Detection
• FM Detection
• FSK Demodulation
10
Crystal
Oscillator
Divide by
M network
Phase
detector
Low pass
filter
Error
amplifier
VCO
Divide by
N network
PLL as a FREQUENCY SYNTHESIZER
Output
fvco =
𝑓 𝑜𝑠𝑐
𝑁
𝑀
𝑓 𝑜𝑠𝑐 𝑁
𝑀
Input𝑓 𝑜𝑠𝑐
PHASE LOCKED LOOP
BLOCK DIAGRAM 11
OPEARATION of PLL as a FREQUENCY SYNTEHSIZER
• The frequency synthesizer is supposed to produce an output signal, the frequency of which
can be precisely adjusted to any value in a prescribed range. The output of a synthesizer
should be stable.
• In order to ensure the stability of output frequency, a crystal oscillator of frequency fosc is
used.
• The output frequency of crystal oscillator is divided by M with the help of M network. Thus
the input frequency to PLL is (fosc/M) as shown in following figure.
12
• The PLL will compare this frequency with the frequency at the output of divide by
N network, and will try to adjust this frequency equal to
𝑓 𝑜𝑠𝑐
𝑀
.
• In order to obtain the same frequency i.e. (fosc/M) at the output of divide by N
network, the VCO frequency should be adjusted to:
fvco =
𝑓 𝑜𝑠𝑐 𝑁
𝑀
13
AM DETECTION USING PLL
Phase shift
at 90o
Phase
detector
Low Pass
filter
14
PLL
VCO output
Demodulatedoutput
AM Input
BLOCK DIAGRAM
• The AM signal to be demodulated is applied to the 90o phase shifting network as
well as the PLL.
• The PLL is locked to the carrier frequency of the AM signal. Therefore the VCO
output frequency is same as the unmodulated carrier.
• When the VCO output is locked with AM signal perfectly, the phase shift between
the two is 90o
15
OPEARATION of PLL as a AM DETECTOR
• In order to nullify this phase shift, the AM signal is phase shifted by 90°. This will bring
both the inputs to the phase detector in phase.
• The phase detector circuit is basically a multiplier which will produce both sum and
difference components of frequencies at its output.
• The low pass filter will allow only those frequency components which are close to
carrier and lower than it.
• The advantage of using the AM detector using PLL is its high noise immunity which is not
possible to obtain using the conventional peak detector type AM detector FM Detection
using PLL.
16
REFERENCE
• WIKIPEDIA
• TECH-MAX, J.S. KATRE
17
THANK|you
18

More Related Content

PPTX
Pll ppt
PPTX
Phase Locked Loop (PLL)
PPTX
FM demodulation using PLL
PDF
Introduction to pll
PPTX
Study of vco_Voltage controlled Oscillator
PPTX
LIC UNIT III.pptx
Pll ppt
Phase Locked Loop (PLL)
FM demodulation using PLL
Introduction to pll
Study of vco_Voltage controlled Oscillator
LIC UNIT III.pptx

What's hot (20)

PPT
Voltage controlled oscillators
PPT
Design of cmos based ring oscillator
PPTX
3.4_OOK systems – ASK, FSK, PSK, BPSK, QPSK, applications of Data communicati...
PPTX
Function generator
PPTX
Array antennas
PPTX
Oscillators
PPTX
High pass-low-pass-filter
PPTX
Frequency Modulation
PPTX
Avalanche transit time devices
PPTX
Directional couplers 22
PPTX
Amplitude Modulation ppt
PPTX
Microwave cavity 1st 4
PPTX
NYQUIST CRITERION FOR ZERO ISI
PPTX
Instrumentation amplifier
PPTX
Super heterodyne receiver
PPT
Active Filters
PPTX
ADC & DAC
PDF
Eeg381 electronics iii chapter 2 - feedback amplifiers
Voltage controlled oscillators
Design of cmos based ring oscillator
3.4_OOK systems – ASK, FSK, PSK, BPSK, QPSK, applications of Data communicati...
Function generator
Array antennas
Oscillators
High pass-low-pass-filter
Frequency Modulation
Avalanche transit time devices
Directional couplers 22
Amplitude Modulation ppt
Microwave cavity 1st 4
NYQUIST CRITERION FOR ZERO ISI
Instrumentation amplifier
Super heterodyne receiver
Active Filters
ADC & DAC
Eeg381 electronics iii chapter 2 - feedback amplifiers
Ad

Viewers also liked (20)

PPTX
Phase locked loop
PPT
Phase locked loop
PPTX
PPTX
Phase locked loop design
PPTX
Phase lock loop (pll)
PPT
Pll
PPTX
Phase lockedLoop
DOCX
Energy and area efficient three input xor xno rs with systematic cell design...
PPTX
Implementation strategies for digital ics
PDF
Digital standard cell library Design flow
DOC
Asic &fpga
PPTX
Op amp applications filters cw final
PPTX
design and analysis of voltage controlled oscillator
PDF
Pll Basic
PPT
PDF
7.Active Filters using Opamp
PDF
Pll carrier synch f-ling_v1.2
PPTX
Ic voltage regulators
PDF
Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13
Phase locked loop
Phase locked loop
Phase locked loop design
Phase lock loop (pll)
Pll
Phase lockedLoop
Energy and area efficient three input xor xno rs with systematic cell design...
Implementation strategies for digital ics
Digital standard cell library Design flow
Asic &fpga
Op amp applications filters cw final
design and analysis of voltage controlled oscillator
Pll Basic
7.Active Filters using Opamp
Pll carrier synch f-ling_v1.2
Ic voltage regulators
Electronic devices-and-circuit-theory-10th-ed-boylestad-chapter-13
Ad

Similar to Phase locked loop (20)

PPTX
PLL.pptx In the synchronized or “locked”
PPTX
Phase locked loops - linear integrated circuits
PDF
محاضرة 6.pdf
PDF
PHASE LOCKED LOOP AND TIMER
PPTX
L6_S18_Introduction to PLL.pptx
PPTX
LIC-Unit-IV - Special IC - PLL -001.pptx
PPTX
Introduction to PLL - phase loop lock diagram
PPTX
L6_S18_Introduction to PLL.pptx
PPTX
LIC-Unit-IV-PLL.pptx
PPT
introduction to PLL.ppt
PPTX
Presentation 3 PLL_Analog_digital.pptx
PPTX
Unit 6 PLLs.pptx
PDF
Pll ieee Format
PPTX
DRAM PPT ADVANTAGES AND DISADVANTAGES APPLICATION
PDF
Ee443 phase locked loop - paper - schwappach and brandy
PDF
lab4.pdf Práctica con PLL 4046 aplicaciones
PDF
4 ijaems nov-2015-4-fsk demodulator- case study of pll application
PPTX
phase ppt.pptx
PDF
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...
PDF
wepik-phase-locked-loop-20230425014233.pdf
PLL.pptx In the synchronized or “locked”
Phase locked loops - linear integrated circuits
محاضرة 6.pdf
PHASE LOCKED LOOP AND TIMER
L6_S18_Introduction to PLL.pptx
LIC-Unit-IV - Special IC - PLL -001.pptx
Introduction to PLL - phase loop lock diagram
L6_S18_Introduction to PLL.pptx
LIC-Unit-IV-PLL.pptx
introduction to PLL.ppt
Presentation 3 PLL_Analog_digital.pptx
Unit 6 PLLs.pptx
Pll ieee Format
DRAM PPT ADVANTAGES AND DISADVANTAGES APPLICATION
Ee443 phase locked loop - paper - schwappach and brandy
lab4.pdf Práctica con PLL 4046 aplicaciones
4 ijaems nov-2015-4-fsk demodulator- case study of pll application
phase ppt.pptx
A Low Power Digital Phase Locked Loop With ROM-Free Numerically Controlled Os...
wepik-phase-locked-loop-20230425014233.pdf

More from Preet_patel (19)

PPTX
DESIGN OF TURBO ALTERNATORS
PPTX
LOAD FREQUENCY AND VOLTAGE GENERATION CONTROL
PPTX
Wind farm planning and commissioning
PPTX
Rotor Resistance Control and Slip Power Control using Chopper
PPTX
Transient in Power system
PPTX
Impulse testing of transformer
PPTX
Three Phase Separately Exited Drives
PPTX
Ac distribution
PPTX
Signal Flow Graph
PPTX
MMF for Airgap and Tooth
PPTX
Special transformers
PPTX
Magnitude comparator
PPTX
WITRICITY FIELD THEORY
PPTX
State table and characteristic equation for sequential circuit
PPTX
Cost and BEA
PPTX
Garodiya survey
PPTX
Cpd ch 3
PPTX
Static and dynamic personality
PPTX
who is a contributor...?
DESIGN OF TURBO ALTERNATORS
LOAD FREQUENCY AND VOLTAGE GENERATION CONTROL
Wind farm planning and commissioning
Rotor Resistance Control and Slip Power Control using Chopper
Transient in Power system
Impulse testing of transformer
Three Phase Separately Exited Drives
Ac distribution
Signal Flow Graph
MMF for Airgap and Tooth
Special transformers
Magnitude comparator
WITRICITY FIELD THEORY
State table and characteristic equation for sequential circuit
Cost and BEA
Garodiya survey
Cpd ch 3
Static and dynamic personality
who is a contributor...?

Recently uploaded (20)

PPT
Introduction, IoT Design Methodology, Case Study on IoT System for Weather Mo...
PDF
Artificial Superintelligence (ASI) Alliance Vision Paper.pdf
PDF
737-MAX_SRG.pdf student reference guides
PPTX
Fundamentals of Mechanical Engineering.pptx
PPT
introduction to datamining and warehousing
PDF
Soil Improvement Techniques Note - Rabbi
PDF
86236642-Electric-Loco-Shed.pdf jfkduklg
PPTX
introduction to high performance computing
PDF
UNIT no 1 INTRODUCTION TO DBMS NOTES.pdf
PDF
Integrating Fractal Dimension and Time Series Analysis for Optimized Hyperspe...
PDF
PPT on Performance Review to get promotions
PDF
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
PDF
Analyzing Impact of Pakistan Economic Corridor on Import and Export in Pakist...
PDF
Level 2 – IBM Data and AI Fundamentals (1)_v1.1.PDF
PPTX
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
PPT
Total quality management ppt for engineering students
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PDF
Categorization of Factors Affecting Classification Algorithms Selection
PPTX
Nature of X-rays, X- Ray Equipment, Fluoroscopy
PPTX
Information Storage and Retrieval Techniques Unit III
Introduction, IoT Design Methodology, Case Study on IoT System for Weather Mo...
Artificial Superintelligence (ASI) Alliance Vision Paper.pdf
737-MAX_SRG.pdf student reference guides
Fundamentals of Mechanical Engineering.pptx
introduction to datamining and warehousing
Soil Improvement Techniques Note - Rabbi
86236642-Electric-Loco-Shed.pdf jfkduklg
introduction to high performance computing
UNIT no 1 INTRODUCTION TO DBMS NOTES.pdf
Integrating Fractal Dimension and Time Series Analysis for Optimized Hyperspe...
PPT on Performance Review to get promotions
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
Analyzing Impact of Pakistan Economic Corridor on Import and Export in Pakist...
Level 2 – IBM Data and AI Fundamentals (1)_v1.1.PDF
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
Total quality management ppt for engineering students
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
Categorization of Factors Affecting Classification Algorithms Selection
Nature of X-rays, X- Ray Equipment, Fluoroscopy
Information Storage and Retrieval Techniques Unit III

Phase locked loop

  • 1. ANALOG ELECTRONICS PHASE LOCKED LOOP PREET|patel 151310109032 2nd B.E. Electrical AIIE
  • 2. CONTENTS • Introduction • Block diagram of PLL • Phase detector • Low pass filter • Voltage controlled oscillator • Pin diagram of PLL • Characteristic of 565 PLL • Application of PLL • PLL as a frequency synthesizer • AM detection using PLL 2
  • 3. INTRODUCTION • Phase locked loop(PLL) is basically a closed loop system. Its application is to lock the output frequency and phase of input signal. • PLL is also used for communication circuits in two different ways: • For demodulation application • Synchronization of signal • PLL principle is used in application such as FM demodulation, FSK demodulation, motor speed control, frequency multiplication and division. 3
  • 4. BLOCK DIAGRAM of PLL PHASE DETECTOR LOW PASS FILTER VOLTAGE CONTROLLED OSCILLATOR (VCO) Input Output Ve Vc Vo , foVi , fi Feedback Path A BASIC PHASE LOCKED LOOP 4
  • 5. PHASE DETECTOR • The two inputs to a phase detector or comparator are the input voltage Vi, at frequency fi and the feedback voltage from a Voltage controlled oscillator (VCO) at frequency fo. • The phase detector compares these two signals and produces a dc voltage Ve, which is proportional to the phase difference between fi and fo. The output voltage Ve of the phase detector is called as “error voltage”. This error voltage is then applied to a low pass filter. PHASE DETECTOR • ANALOG • DIGITAL • FLIP-FLOP 5 Types
  • 6. LOW PASS FILTER • The low pass filter removes the high frequency noise present in the phase detector output and produces a ripple-free dc level. • This dc level is amplified to an adequate level and applied to a voltage controlled oscillator. The dc amplifier output voltage is called as the control voltage Vc . 6
  • 7. VOLTAGE CONTROLLED OSCILLATOR • The control voltage Vc is applied at the input of a VCO. The output frequency of VCO is directly proportional to the dc control voltage Vc . • The VCO frequency fO is compared with the input frequency fi by the phase detector and it (VCO frequency) is adjusted continuously until it is equal to the input frequency fi . i.e fO = fi 7
  • 8. PLL IC 565 Pin Configuration 1 2 3 4 5 6 7 14 13 12 11 10 9 8 SE/NE 565 -V Input Input VCO Output Phase Comparator VCO Output Reference Output Demodulated Output External Resistor for VCO External Capacitor for VCO +V NC NC NC NC 8
  • 9. CHARACHTERISITIC of 565 PLL Sr No. CHARACTERISTIC RANGE/VALUE 1 Operating frequency range 0.001Hz to 500KHz 2 Operating voltage range ±6 to ±12 3 Input level required for tracking 10mV rms minimum to 3Vp-p maximum 4 Input impedance 10kΩ typically 5 Output sink current 1mA typically 6 Output source current 10mA typically 7 Drift in VCO center frequency fo with temperature 300 ppm/°C typically 8 Drift in VCO center frequency fo with supply voltage 1.5% / V maximum 9 Triangular wave amplitude Typically 2.4 Vp-p at ±6 supply voltage 10 Triangular wave amplitude Typically 5.4 Vp-p at ±6 supply voltage 11 Bandwidth adjustment range < ± 1 to > to ± 60% 9
  • 10. APPLICATION OF PLL • PLL can be used as: • Frequency Multiplication • Frequency Translation • AM Detection • FM Detection • FSK Demodulation 10
  • 11. Crystal Oscillator Divide by M network Phase detector Low pass filter Error amplifier VCO Divide by N network PLL as a FREQUENCY SYNTHESIZER Output fvco = 𝑓 𝑜𝑠𝑐 𝑁 𝑀 𝑓 𝑜𝑠𝑐 𝑁 𝑀 Input𝑓 𝑜𝑠𝑐 PHASE LOCKED LOOP BLOCK DIAGRAM 11
  • 12. OPEARATION of PLL as a FREQUENCY SYNTEHSIZER • The frequency synthesizer is supposed to produce an output signal, the frequency of which can be precisely adjusted to any value in a prescribed range. The output of a synthesizer should be stable. • In order to ensure the stability of output frequency, a crystal oscillator of frequency fosc is used. • The output frequency of crystal oscillator is divided by M with the help of M network. Thus the input frequency to PLL is (fosc/M) as shown in following figure. 12
  • 13. • The PLL will compare this frequency with the frequency at the output of divide by N network, and will try to adjust this frequency equal to 𝑓 𝑜𝑠𝑐 𝑀 . • In order to obtain the same frequency i.e. (fosc/M) at the output of divide by N network, the VCO frequency should be adjusted to: fvco = 𝑓 𝑜𝑠𝑐 𝑁 𝑀 13
  • 14. AM DETECTION USING PLL Phase shift at 90o Phase detector Low Pass filter 14 PLL VCO output Demodulatedoutput AM Input BLOCK DIAGRAM
  • 15. • The AM signal to be demodulated is applied to the 90o phase shifting network as well as the PLL. • The PLL is locked to the carrier frequency of the AM signal. Therefore the VCO output frequency is same as the unmodulated carrier. • When the VCO output is locked with AM signal perfectly, the phase shift between the two is 90o 15 OPEARATION of PLL as a AM DETECTOR
  • 16. • In order to nullify this phase shift, the AM signal is phase shifted by 90°. This will bring both the inputs to the phase detector in phase. • The phase detector circuit is basically a multiplier which will produce both sum and difference components of frequencies at its output. • The low pass filter will allow only those frequency components which are close to carrier and lower than it. • The advantage of using the AM detector using PLL is its high noise immunity which is not possible to obtain using the conventional peak detector type AM detector FM Detection using PLL. 16

Editor's Notes

  • #6: Phase detector can be of 3 types: 1 analog 2 digital 3 flip-flop
  • #9: It is pin configuration of PLL IC 565
  • #12: This is a block diagram of frequency synthesizer. Frequency synthesizer is an electronic system for generating any range of frequencies from single time based oscillator.
  • #15: This is the block diagram for AM detector. Amplitude modulation is a process for transmission of information via radio carrier wave. And pll is used as one of its component.