SlideShare a Scribd company logo
Home Work, Ghazi khan gola Roll # 10
RISC and CISC
Definition:-
Central Processing Unit Architecture operates the capacity to work from “Instruction Set
Architecture” to where it was designed. The architectural designs of CPU are RISC (Reduced
instruction set computing) and CISC (Complex instruction set computing). CISC has the ability to
execute addressing modes or multi-step operations within one instruction set. It is the design of
the CPU where one instruction performs many low-level operations. For example, memory
storage, an arithmetic operation and loading from memory. RISC is a CPU design strategy based
on the insight that simplified instruction set gives higher performance when combined with a
microprocessor architecture which has the ability to execute the instructions by using some
microprocessor cycles per instruction.
CISC Architecture
Stands for "Complex Instruction Set Computing." This is a type of microprocessor design. The
CISC architecture contains a large set of computer instructions that range from very simple to
very complex and specialized. Though the design was intended to compute complex
instructions in the most efficient way, The CISC approach attempts to minimize the number of
instructions per program, sacrificing the number of cycles per instruction. Computers based on
the CISC architecture are designed to decrease the memory cost. Because, the large programs
need more storage, thus increasing the memory cost and large memory becomes more
expensive. To solve these problems, the number of instructions per program can be reduced by
embedding the number of operations in a single instruction, thereby making the instructions
more complex.
RISC Architecture
RISC (Reduced Instruction Set Computer) is used in portable devices due to its power efficiency.
For Example, Apple iPod and Nintendo DS. RISC is a type of microprocessor architecture that
uses highly-optimized set of instructions. RISC does the opposite; reducing the cycles per
instruction at the cost of the number of instructions per program Pipelining is one of the unique
features of RISC. It is performed by overlapping the execution of several instructions in a
pipeline fashion. It has a high performance advantage over CISC. it was later found that many
small, short instructions could compute complex instructions more efficiently. This led to a
design called Reduced Instruction Set Computing (RISC), which is now the other major kind of
microprocessor architecture. Intel Pentium processors are mainly CISC-based, with some RISC
facilities built into them, whereas the PowerPC processors are completely RISC-based.
Risc and cisc

More Related Content

PPTX
RISC and CISC Processors
PPTX
Dsdco IE: RISC and CISC architectures and design issues
PDF
ITFT_Risc
PDF
A 64-Bit RISC Processor Design and Implementation Using VHDL
PPTX
Risc and cisc
PPTX
Risc and cisc computers
PPTX
RISC (reduced instruction set computer)
RISC and CISC Processors
Dsdco IE: RISC and CISC architectures and design issues
ITFT_Risc
A 64-Bit RISC Processor Design and Implementation Using VHDL
Risc and cisc
Risc and cisc computers
RISC (reduced instruction set computer)

What's hot (19)

PPT
Risc and cisc eugene clewlow
PDF
Comparative Study of RISC AND CISC Architectures
PPTX
RISC - Reduced Instruction Set Computing
DOCX
Risc and cisc casestudy
PPT
Risc and cisc eugene clewlow
PDF
CISC vs RISC Processor Architecture
PPT
Risc processors
PPSX
Processors used in System on chip
PPTX
16bit RISC Processor
PPT
PDF
Reduced instruction set computers
DOCX
Cisc vs risc
PPTX
PPTX
Central processing unit
PPT
Reduced instruction set computers
PPTX
Microcontroller architecture
PPTX
Complex instruction set computer ppt
PDF
R&c
Risc and cisc eugene clewlow
Comparative Study of RISC AND CISC Architectures
RISC - Reduced Instruction Set Computing
Risc and cisc casestudy
Risc and cisc eugene clewlow
CISC vs RISC Processor Architecture
Risc processors
Processors used in System on chip
16bit RISC Processor
Reduced instruction set computers
Cisc vs risc
Central processing unit
Reduced instruction set computers
Microcontroller architecture
Complex instruction set computer ppt
R&c
Ad

Viewers also liked (7)

DOCX
Nmas ass
PDF
An intel architecture, which is a cisc 2
DOCX
Risc and cisc
PDF
Base des systèmes à microprocesseur
DOCX
Arm système embarqué
PDF
RISC AND CISC PROCESSOR
PDF
LinkedIn SlideShare: Knowledge, Well-Presented
Nmas ass
An intel architecture, which is a cisc 2
Risc and cisc
Base des systèmes à microprocesseur
Arm système embarqué
RISC AND CISC PROCESSOR
LinkedIn SlideShare: Knowledge, Well-Presented
Ad

Similar to Risc and cisc (20)

PPT
risc_and_cisc.ppt
PPSX
CISC & RISC ARCHITECTURES
PDF
Architectures
PPTX
Introduction-to-Computer-Architecture.pptx
PPTX
RISC Vs CISC Computer architecture and design
PPT
Risc and cisc eugene clewlow
PPTX
Computer architecture
PDF
L1.pdf
PDF
L1.pdf
PPTX
Vlsi_ppt_34_36_64.pptx
PDF
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
PPTX
Computer Organization.pptx
PPTX
PPT ON RISC
PPTX
RISC computer science presentation for a level
PDF
Implementation of RISC-Based Architecture for Low power applications
PPTX
Embedded System IoT_4.pptx ppt presentation
PPTX
CISC.pptx
PPTX
RISC and CISC architecure
PPTX
CS304PC:Computer Organization and Architecture Session 30 RISC.pptx
PDF
Unit I_MT2301.pdf
risc_and_cisc.ppt
CISC & RISC ARCHITECTURES
Architectures
Introduction-to-Computer-Architecture.pptx
RISC Vs CISC Computer architecture and design
Risc and cisc eugene clewlow
Computer architecture
L1.pdf
L1.pdf
Vlsi_ppt_34_36_64.pptx
CS304PC:Computer Organization and Architecture UNIT V_merged_merged.pdf
Computer Organization.pptx
PPT ON RISC
RISC computer science presentation for a level
Implementation of RISC-Based Architecture for Low power applications
Embedded System IoT_4.pptx ppt presentation
CISC.pptx
RISC and CISC architecure
CS304PC:Computer Organization and Architecture Session 30 RISC.pptx
Unit I_MT2301.pdf

Recently uploaded (20)

PPTX
Derivatives of integument scales, beaks, horns,.pptx
PDF
ELS_Q1_Module-11_Formation-of-Rock-Layers_v2.pdf
PPTX
EPIDURAL ANESTHESIA ANATOMY AND PHYSIOLOGY.pptx
PPTX
2Systematics of Living Organisms t-.pptx
PPTX
2. Earth - The Living Planet Module 2ELS
PPTX
Taita Taveta Laboratory Technician Workshop Presentation.pptx
PPTX
DRUG THERAPY FOR SHOCK gjjjgfhhhhh.pptx.
PDF
AlphaEarth Foundations and the Satellite Embedding dataset
PPTX
ECG_Course_Presentation د.محمد صقران ppt
PDF
Phytochemical Investigation of Miliusa longipes.pdf
PPTX
Classification Systems_TAXONOMY_SCIENCE8.pptx
PPTX
7. General Toxicologyfor clinical phrmacy.pptx
PPTX
famous lake in india and its disturibution and importance
PPTX
2. Earth - The Living Planet earth and life
PDF
bbec55_b34400a7914c42429908233dbd381773.pdf
PDF
Placing the Near-Earth Object Impact Probability in Context
PPTX
ANEMIA WITH LEUKOPENIA MDS 07_25.pptx htggtftgt fredrctvg
PPTX
neck nodes and dissection types and lymph nodes levels
PPT
The World of Physical Science, • Labs: Safety Simulation, Measurement Practice
PPTX
TOTAL hIP ARTHROPLASTY Presentation.pptx
Derivatives of integument scales, beaks, horns,.pptx
ELS_Q1_Module-11_Formation-of-Rock-Layers_v2.pdf
EPIDURAL ANESTHESIA ANATOMY AND PHYSIOLOGY.pptx
2Systematics of Living Organisms t-.pptx
2. Earth - The Living Planet Module 2ELS
Taita Taveta Laboratory Technician Workshop Presentation.pptx
DRUG THERAPY FOR SHOCK gjjjgfhhhhh.pptx.
AlphaEarth Foundations and the Satellite Embedding dataset
ECG_Course_Presentation د.محمد صقران ppt
Phytochemical Investigation of Miliusa longipes.pdf
Classification Systems_TAXONOMY_SCIENCE8.pptx
7. General Toxicologyfor clinical phrmacy.pptx
famous lake in india and its disturibution and importance
2. Earth - The Living Planet earth and life
bbec55_b34400a7914c42429908233dbd381773.pdf
Placing the Near-Earth Object Impact Probability in Context
ANEMIA WITH LEUKOPENIA MDS 07_25.pptx htggtftgt fredrctvg
neck nodes and dissection types and lymph nodes levels
The World of Physical Science, • Labs: Safety Simulation, Measurement Practice
TOTAL hIP ARTHROPLASTY Presentation.pptx

Risc and cisc

  • 1. Home Work, Ghazi khan gola Roll # 10 RISC and CISC Definition:- Central Processing Unit Architecture operates the capacity to work from “Instruction Set Architecture” to where it was designed. The architectural designs of CPU are RISC (Reduced instruction set computing) and CISC (Complex instruction set computing). CISC has the ability to execute addressing modes or multi-step operations within one instruction set. It is the design of the CPU where one instruction performs many low-level operations. For example, memory storage, an arithmetic operation and loading from memory. RISC is a CPU design strategy based on the insight that simplified instruction set gives higher performance when combined with a microprocessor architecture which has the ability to execute the instructions by using some microprocessor cycles per instruction. CISC Architecture Stands for "Complex Instruction Set Computing." This is a type of microprocessor design. The CISC architecture contains a large set of computer instructions that range from very simple to very complex and specialized. Though the design was intended to compute complex instructions in the most efficient way, The CISC approach attempts to minimize the number of instructions per program, sacrificing the number of cycles per instruction. Computers based on the CISC architecture are designed to decrease the memory cost. Because, the large programs need more storage, thus increasing the memory cost and large memory becomes more expensive. To solve these problems, the number of instructions per program can be reduced by embedding the number of operations in a single instruction, thereby making the instructions more complex. RISC Architecture RISC (Reduced Instruction Set Computer) is used in portable devices due to its power efficiency. For Example, Apple iPod and Nintendo DS. RISC is a type of microprocessor architecture that uses highly-optimized set of instructions. RISC does the opposite; reducing the cycles per instruction at the cost of the number of instructions per program Pipelining is one of the unique features of RISC. It is performed by overlapping the execution of several instructions in a pipeline fashion. It has a high performance advantage over CISC. it was later found that many small, short instructions could compute complex instructions more efficiently. This led to a design called Reduced Instruction Set Computing (RISC), which is now the other major kind of microprocessor architecture. Intel Pentium processors are mainly CISC-based, with some RISC facilities built into them, whereas the PowerPC processors are completely RISC-based.