SlideShare a Scribd company logo
Процессорын архитектур 
Лекц 5
Процессорын архитектур 
• Control unit + Arithmetic unit= CPU 
– Control unit 
• Retrieval of the instructions stored in the main storage 
unit 
• Decoding of the retrieved instructions using the 
instruction decoder 
• According to the decoding, transmission of the 
specifications required for the execution of the 
instructions to each unit 
• Jonh von Neumann 
– Sequential control system
Sequential control system 
(дараалсан удирдлагын систем)
Арифметик нэгж 
• The official name of the arithmetic unit is 
arithmetic and logic unit (ALU).
Процессорын ажиллах зарчим 
• The data and programs retrieved from the 
main storage unit are transferred to the 
processor through the data bus. Then the data 
subject to processing is temporarily stored in 
the "general-purpose register,“ while a part of 
the program indicating the procedure of the 
process is transferred to the "instruction 
register.“
Инструкц 
• The program is a set of instructions that indicates "do …" to the computer. Since 
inside the computer, data is represented in the binary system, instructions are also 
represented in the binary system. The instructions represented in the binary 
system are called machine language instructions. Regardless of the program 
language in which a program is written, at the end it is converted into language 
that can be understood by the computer, machine language, in order to be 
decoded and executed. Machine language instructions and instruction formats 
differ depending on the computer, but, in general terms, they are composed of the 
following parts. 
– Instruction part: Indicates instructions and operations 
– Address part: Specifies the address and register of the main storage unit 
subject to processing
Инструкц формат 
• Zero-address format 
The zero-address format performs operations using a 
dedicated register called a stack pointer. Currently, zero-address 
format computers are not used. The stack pointer is 
the register that stores the address to be returned to (return 
address) after execution completion. 
• Single-address format 
The single-address format performs operations between the 
content of the main storage unit specified 
in the address and the accumulator data. The accumulator 
stores operation values and operation results. There are cases 
where general-purpose registers are also used as 
accumulators.
Инструкц формат 
• Two-address format 
The two-address format specifies two addresses 
and uses the address data specified on the main 
storage unit. 
• Three-address format 
The three-address format specifies two addresses 
to be used for the operation, and the address 
where the operation result is to be stored.
Инструкц ачаалах 
• The instruction received from the main storage unit is stored in the instruction 
register (IR). The length of one word of the main storage unit is 16 bits. It is 
supposed that one instruction has 32 bits in the computers used. One 
instruction is stored in two words. Therefore, the content of the address of 
the main storage unit accessed is sent to the processor twice. 
In practice, it is determined beforehand that in one instruction the instruction 
part is stored in an even address while the address part is stored in an odd 
address.
Инструкцийн кодыг тайлах 
• The content of the instruction part of the instruction register is transferred 
to a device called the decoder. The decoder decodes the type of work 
indicated by the instruction and sends the signals for the execution of the 
operation to each unit.
• On the other hand, the content of the address part of the 
instruction register is transferred to the address bus. The content of 
the address of the main storage unit specified by the address bus 
corresponds to the data subject to processing. According to the 
instruction of the instruction part, a read/write signal is sent from 
the control unit to the data, subject to processing on the main 
storage unit.
Санах ойгоос ачаалсан өгөгдлийг хадгалах 
• If, as a result of decoding the instruction part and the address part 
using the instruction decoder, the instruction is found to say 
"Retrieve and transfer to the processor the contents of address 100 
of the main storage unit," a place to store the retrieved contents 
will be needed. Therefore, a general-purpose register is set in the 
arithmetic unit of the processor in order to store the retrieved data.
Регистрүүд 
• Program counter-програмын тоолуур 
• Accumulator-аккумлятор 
• Index register-индекс 
• Base address register-суурь хаяг 
• Program Status Word (PSW)-програмын 
төлөв 
• Flag register-флаг 
• Complement register-гүйцээлт

More Related Content

PDF
Processor architecture
PPTX
PDF
Data Manipulation
PPTX
PPTX
PDF
Computer architecture
PPTX
PPTX
Pipelining and vector processing
Processor architecture
Data Manipulation
Computer architecture
Pipelining and vector processing

What's hot (19)

PPT
Chapter 01 - Introduction
PDF
Бие даалт
PPTX
Control unit
PDF
Computer organiztion5
PDF
Unit 4-input-output organization
PDF
COMPUTER ORGANIZATION NOTES Unit 3 4
PPT
03 top level view of computer function and interconnection.ppt.enc
PPTX
Computer organization
PPTX
Data Manipulation
PPTX
Computer System Architecture
PPT
Basic computer organization
PPTX
PPT
Chapter 3 - Top Level View of Computer / Function and Interconection
PPT
top level view of computer function and interconnection
PPTX
Basic Computer Organization and Design
PPT
03. top level view of computer function & interconnection
PPTX
Computer Organisation & Architecture (chapter 1)
PPT
03 top level view of computer function and interconnection
PPT
Cpu organisation
Chapter 01 - Introduction
Бие даалт
Control unit
Computer organiztion5
Unit 4-input-output organization
COMPUTER ORGANIZATION NOTES Unit 3 4
03 top level view of computer function and interconnection.ppt.enc
Computer organization
Data Manipulation
Computer System Architecture
Basic computer organization
Chapter 3 - Top Level View of Computer / Function and Interconection
top level view of computer function and interconnection
Basic Computer Organization and Design
03. top level view of computer function & interconnection
Computer Organisation & Architecture (chapter 1)
03 top level view of computer function and interconnection
Cpu organisation
Ad

Viewers also liked (20)

PPT
NAT and PAT
PPT
windows server 2003
PPT
Wide area networks
PDF
Лекц 16
PDF
Лекц 13
PDF
Лекц 15
PPTX
Лекц 15
PPT
User practical
DOCX
Лекц 13
PDF
Лекц 14
PPT
Active directory
PPTX
Lecture 5
PPTX
Лекц 14
PPT
User account policy
PDF
Basic software
PPT
Switch function
PPTX
Лекц 12
PPTX
Lecture 3
PPT
Spanning tree protocol
PPTX
Lecture 2
NAT and PAT
windows server 2003
Wide area networks
Лекц 16
Лекц 13
Лекц 15
Лекц 15
User practical
Лекц 13
Лекц 14
Active directory
Lecture 5
Лекц 14
User account policy
Basic software
Switch function
Лекц 12
Lecture 3
Spanning tree protocol
Lecture 2
Ad

Similar to Процессорын архитектур (20)

PDF
Central processor organization
PDF
Central processor organization
PPTX
Arithmetic & Logic Unit
PPTX
introduction to microprocessor and assembly language
PPTX
instruction format.pptx
PPTX
Unit 4_DECA_Complete Digital Electronics.pptx
PPT
Computer Organisation and Architecture
PPTX
instruction sets (1).pptx
PPTX
3.3 computer architectures (kk) v2
PPTX
Assembly language (Example with mapping from C++ to Assembly)
PPTX
MICROPROCESSOR.pptx Microprocessor lec 2
PPTX
Chapter 3 Assembly level machine organization Assembly level machine organiza...
PPTX
Computer Organization - Programming the basic computer : Machine Language, As...
PPTX
Central processing unit pptx for computer engineering
PDF
Lect13 organization
PPTX
ALP intro assembly language programing.pptx
PPTX
CS304PC:Computer Organization and Architecture Session 12 Instruction Format...
PPTX
Computer organisation and architecture updated unit 2 COA ppt.pptx
PPTX
Computer architecture chapter 5 bca.pptx
PDF
CO Unit 3.pdf (Important chapter of coa)
Central processor organization
Central processor organization
Arithmetic & Logic Unit
introduction to microprocessor and assembly language
instruction format.pptx
Unit 4_DECA_Complete Digital Electronics.pptx
Computer Organisation and Architecture
instruction sets (1).pptx
3.3 computer architectures (kk) v2
Assembly language (Example with mapping from C++ to Assembly)
MICROPROCESSOR.pptx Microprocessor lec 2
Chapter 3 Assembly level machine organization Assembly level machine organiza...
Computer Organization - Programming the basic computer : Machine Language, As...
Central processing unit pptx for computer engineering
Lect13 organization
ALP intro assembly language programing.pptx
CS304PC:Computer Organization and Architecture Session 12 Instruction Format...
Computer organisation and architecture updated unit 2 COA ppt.pptx
Computer architecture chapter 5 bca.pptx
CO Unit 3.pdf (Important chapter of coa)

More from Muuluu (9)

PPTX
Өгөгдлийн бүтэц
DOC
Firewall
PDF
Hardware
PPTX
6 network devices
PDF
Лекц 12
PDF
Лекц 11
PPT
Switch configuration
PPT
Switch configuration
DOC
Dns server
Өгөгдлийн бүтэц
Firewall
Hardware
6 network devices
Лекц 12
Лекц 11
Switch configuration
Switch configuration
Dns server

Recently uploaded (20)

PPTX
Fundamentals of Computer.pptx Computer BSC
PPTX
making presentation that do no stick.pptx
PDF
How NGOs Save Costs with Affordable IT Rentals
PPTX
executive branch_no record.pptxsvvsgsggs
PPTX
sdn_based_controller_for_mobile_network_traffic_management1.pptx
PDF
Layer23-Switch.com The Cisco Catalyst 9300 Series is Cisco’s flagship stackab...
PPTX
Embeded System for Artificial intelligence 2.pptx
PPTX
code of ethics.pptxdvhwbssssSAssscasascc
PPTX
Presentacion compuuuuuuuuuuuuuuuuuuuuuuu
DOCX
A PROPOSAL ON IoT climate sensor 2.docx
PPTX
figurative-languagepowerpoint-150309132252-conversion-gate01.pptx
PPTX
Sem-8 project ppt fortvfvmat uyyjhuj.pptx
PPTX
"Fundamentals of Digital Image Processing: A Visual Approach"
PPTX
material for studying about lift elevators escalation
PPTX
Lecture-3-Computer-programming for BS InfoTech
PPTX
STEEL- intro-1.pptxhejwjenwnwnenemwmwmwm
PPT
FABRICATION OF MOS FET BJT DEVICES IN NANOMETER
PPTX
PROGRAMMING-QUARTER-2-PYTHON.pptxnsnsndn
PPT
chapter_1_a.ppthduushshwhwbshshshsbbsbsbsbsh
PDF
Smarter Security: How Door Access Control Works with Alarms & CCTV
Fundamentals of Computer.pptx Computer BSC
making presentation that do no stick.pptx
How NGOs Save Costs with Affordable IT Rentals
executive branch_no record.pptxsvvsgsggs
sdn_based_controller_for_mobile_network_traffic_management1.pptx
Layer23-Switch.com The Cisco Catalyst 9300 Series is Cisco’s flagship stackab...
Embeded System for Artificial intelligence 2.pptx
code of ethics.pptxdvhwbssssSAssscasascc
Presentacion compuuuuuuuuuuuuuuuuuuuuuuu
A PROPOSAL ON IoT climate sensor 2.docx
figurative-languagepowerpoint-150309132252-conversion-gate01.pptx
Sem-8 project ppt fortvfvmat uyyjhuj.pptx
"Fundamentals of Digital Image Processing: A Visual Approach"
material for studying about lift elevators escalation
Lecture-3-Computer-programming for BS InfoTech
STEEL- intro-1.pptxhejwjenwnwnenemwmwmwm
FABRICATION OF MOS FET BJT DEVICES IN NANOMETER
PROGRAMMING-QUARTER-2-PYTHON.pptxnsnsndn
chapter_1_a.ppthduushshwhwbshshshsbbsbsbsbsh
Smarter Security: How Door Access Control Works with Alarms & CCTV

Процессорын архитектур

  • 2. Процессорын архитектур • Control unit + Arithmetic unit= CPU – Control unit • Retrieval of the instructions stored in the main storage unit • Decoding of the retrieved instructions using the instruction decoder • According to the decoding, transmission of the specifications required for the execution of the instructions to each unit • Jonh von Neumann – Sequential control system
  • 3. Sequential control system (дараалсан удирдлагын систем)
  • 4. Арифметик нэгж • The official name of the arithmetic unit is arithmetic and logic unit (ALU).
  • 5. Процессорын ажиллах зарчим • The data and programs retrieved from the main storage unit are transferred to the processor through the data bus. Then the data subject to processing is temporarily stored in the "general-purpose register,“ while a part of the program indicating the procedure of the process is transferred to the "instruction register.“
  • 6. Инструкц • The program is a set of instructions that indicates "do …" to the computer. Since inside the computer, data is represented in the binary system, instructions are also represented in the binary system. The instructions represented in the binary system are called machine language instructions. Regardless of the program language in which a program is written, at the end it is converted into language that can be understood by the computer, machine language, in order to be decoded and executed. Machine language instructions and instruction formats differ depending on the computer, but, in general terms, they are composed of the following parts. – Instruction part: Indicates instructions and operations – Address part: Specifies the address and register of the main storage unit subject to processing
  • 7. Инструкц формат • Zero-address format The zero-address format performs operations using a dedicated register called a stack pointer. Currently, zero-address format computers are not used. The stack pointer is the register that stores the address to be returned to (return address) after execution completion. • Single-address format The single-address format performs operations between the content of the main storage unit specified in the address and the accumulator data. The accumulator stores operation values and operation results. There are cases where general-purpose registers are also used as accumulators.
  • 8. Инструкц формат • Two-address format The two-address format specifies two addresses and uses the address data specified on the main storage unit. • Three-address format The three-address format specifies two addresses to be used for the operation, and the address where the operation result is to be stored.
  • 9. Инструкц ачаалах • The instruction received from the main storage unit is stored in the instruction register (IR). The length of one word of the main storage unit is 16 bits. It is supposed that one instruction has 32 bits in the computers used. One instruction is stored in two words. Therefore, the content of the address of the main storage unit accessed is sent to the processor twice. In practice, it is determined beforehand that in one instruction the instruction part is stored in an even address while the address part is stored in an odd address.
  • 10. Инструкцийн кодыг тайлах • The content of the instruction part of the instruction register is transferred to a device called the decoder. The decoder decodes the type of work indicated by the instruction and sends the signals for the execution of the operation to each unit.
  • 11. • On the other hand, the content of the address part of the instruction register is transferred to the address bus. The content of the address of the main storage unit specified by the address bus corresponds to the data subject to processing. According to the instruction of the instruction part, a read/write signal is sent from the control unit to the data, subject to processing on the main storage unit.
  • 12. Санах ойгоос ачаалсан өгөгдлийг хадгалах • If, as a result of decoding the instruction part and the address part using the instruction decoder, the instruction is found to say "Retrieve and transfer to the processor the contents of address 100 of the main storage unit," a place to store the retrieved contents will be needed. Therefore, a general-purpose register is set in the arithmetic unit of the processor in order to store the retrieved data.
  • 13. Регистрүүд • Program counter-програмын тоолуур • Accumulator-аккумлятор • Index register-индекс • Base address register-суурь хаяг • Program Status Word (PSW)-програмын төлөв • Flag register-флаг • Complement register-гүйцээлт