2
Most read
3
Most read
4
Most read
Status register and Shift register Design
Status registerRelative magnitude of two numbers may be determined by subtracting one from the other.Also called as flag bits or condition code bitsStatus BitsC – CarryS – Sign bitZ – zero bitV – Overflow bit
Status register
Status registerC – Carry bitSet if the output carry of ALU is 1S – Sign bitSet if the highest order bit is 1Z – Zero bitSet if the ALU’s output contains all zerosV -  Overflow bitSet if there is any overflow. For a 8bit ALU, V is set if the result is greater than 127 and less than -128
(A-B) of unsigned numbers	A and B are unsigned numbers
SHIFTER
Shifter
Status register

More Related Content

PPT
Pipeline hazard
PPTX
Minimum Modes and Maximum Modes of 8086 Microprocessor
PPTX
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
PPTX
Memory organization (Computer architecture)
PPTX
Architecture of 8085 microprocessor
PPT
Cpu organisation
PPTX
flag register of 8086
DOCX
ARM7-ARCHITECTURE
Pipeline hazard
Minimum Modes and Maximum Modes of 8086 Microprocessor
8085 MICROPROCESSOR ARCHITECTURE AND ITS OPERATIONS
Memory organization (Computer architecture)
Architecture of 8085 microprocessor
Cpu organisation
flag register of 8086
ARM7-ARCHITECTURE

What's hot (20)

PPTX
Stick Diagram and Lambda Based Design Rules
PDF
Assembler directives and basic steps ALP of 8086
PPTX
Hardware Multi-Threading
PPTX
Timing and control
PPTX
System bus timing 8086
PPTX
Interfacing Stepper motor with 8051
PPTX
Direct Memory Access
PDF
Processor Organization and Architecture
PPTX
CISC & RISC Architecture
PPT
Flip-Flop || Digital Electronics
PPTX
INTRODUCTION TO MICROCONTROLLER
PPT
12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr
PPTX
Internal architecture-of-8086
PPTX
Microprocessor 8085 complete
PDF
8051 Microcontroller I/O ports
PPTX
design of accumlator
PPS
Timing and-control-unit
PPT
8086-instruction-set-ppt
PPTX
Addressing sequencing
PDF
Unit II arm 7 Instruction Set
Stick Diagram and Lambda Based Design Rules
Assembler directives and basic steps ALP of 8086
Hardware Multi-Threading
Timing and control
System bus timing 8086
Interfacing Stepper motor with 8051
Direct Memory Access
Processor Organization and Architecture
CISC & RISC Architecture
Flip-Flop || Digital Electronics
INTRODUCTION TO MICROCONTROLLER
12 Logic Microoperations.pptertryrtytrgrtgtrgtrgtrgtr
Internal architecture-of-8086
Microprocessor 8085 complete
8051 Microcontroller I/O ports
design of accumlator
Timing and-control-unit
8086-instruction-set-ppt
Addressing sequencing
Unit II arm 7 Instruction Set
Ad

Viewers also liked (14)

PDF
Implementation of UART with Status Register using Multi Bit Flip-Flop
PPTX
Cyclic redundancy check
PPT
2.computer org.
PPTX
arithmetic logic unit
PPTX
CRC Error coding technique
PPT
PPTX
Computer arithmetic
PPT
Arithmetic Logic Unit (ALU)
PPTX
Register transfer and micro operation
PDF
Various type of register
PPTX
Presentation on cyclic redundancy check (crc)
PPT
Embedded System Presentation
PPTX
ppt on embedded system
Implementation of UART with Status Register using Multi Bit Flip-Flop
Cyclic redundancy check
2.computer org.
arithmetic logic unit
CRC Error coding technique
Computer arithmetic
Arithmetic Logic Unit (ALU)
Register transfer and micro operation
Various type of register
Presentation on cyclic redundancy check (crc)
Embedded System Presentation
ppt on embedded system
Ad

More from Pradeep Kumar TS (20)

PDF
Digital Portfolio and Footprint
PDF
Open book Examination
PDF
Software Define Networking (SDN)
PDF
What next - Career Enhancement of Graduates
PDF
Protothreads
PDF
PDF
Software Defined Networks
PDF
Higher Order Thinking - Question paper setting
PDF
IoT Communication Protocols
PDF
IoT Applications
PDF
RPL - Routing Protocol for Low Power and Lossy Networks
PDF
Mannasim for NS2
PDF
Recompiling network simulator 2
PDF
OTcl and C++ linkages in NS2
PDF
Wired and Wireless Examples in ns2
PDF
Installation of ns2
PDF
Introduction to ns2
PDF
Software Defined Networking - 1
PDF
Software Defined Networking - 2
PDF
Software Defined Networking - 3
Digital Portfolio and Footprint
Open book Examination
Software Define Networking (SDN)
What next - Career Enhancement of Graduates
Protothreads
Software Defined Networks
Higher Order Thinking - Question paper setting
IoT Communication Protocols
IoT Applications
RPL - Routing Protocol for Low Power and Lossy Networks
Mannasim for NS2
Recompiling network simulator 2
OTcl and C++ linkages in NS2
Wired and Wireless Examples in ns2
Installation of ns2
Introduction to ns2
Software Defined Networking - 1
Software Defined Networking - 2
Software Defined Networking - 3

Status register

  • 1. Status register and Shift register Design
  • 2. Status registerRelative magnitude of two numbers may be determined by subtracting one from the other.Also called as flag bits or condition code bitsStatus BitsC – CarryS – Sign bitZ – zero bitV – Overflow bit
  • 4. Status registerC – Carry bitSet if the output carry of ALU is 1S – Sign bitSet if the highest order bit is 1Z – Zero bitSet if the ALU’s output contains all zerosV - Overflow bitSet if there is any overflow. For a 8bit ALU, V is set if the result is greater than 127 and less than -128
  • 5. (A-B) of unsigned numbers A and B are unsigned numbers