The document discusses a semantic model for VHDL-AMS, focusing on explaining the behavior of VHDL-AMS processes without detailed syntactic mapping. It presents a process algebraic analysis and an analog solver with examples, highlighting the semantics of assignments and parallel decomposition in the context of VHDL. The aim is to extend existing models and provide sufficient primitives for better understanding of VHDL-AMS behavior.
Related topics: