SlideShare a Scribd company logo
3
Most read
5
Most read
7
Most read
Unit 5
Digital Electronics
(Programmable Logic Devices)
Introduction
• Programmable Logic Devices PLDsPLDs are the integrated
circuits. They contain an array of AND gates & another array
of OR gates.
• There are three kinds of PLDs based on the type of arrayss,
which has programmable feature.
– Programmable Read Only Memory
– Programmable Array Logic
– Programmable Logic Array
• The process of entering the information into these devices is
known as programming.
• Basically, users can program these devices or ICs electrically
in order to implement the Boolean functions based on the
requirement.
• Here, the term programming refers to hardware programming
but not software programming.
Programmable Read Only Memory
• Read Only Memory ROMROM is a memory device, which stores
the binary information permanently. That means, we can’t change
that stored information by any means later.
• If the ROM has programmable feature, then it is called
as Programmable ROM PROM.
• The user has the flexibility to program the binary information
electrically once by using PROM programmer.
• Read Only Memory ROMROM is a memory device, which stores
the binary information permanently.
• That means, we can’t change that stored information by any means
later. If the ROM has programmable feature, then it is called
as Programmable ROM PROM.
• The user has the flexibility to program the binary information
electrically once by using PROM programmer.
Block Diagram Of PROM
Example Of PROM
Let us implement the following Boolean functions using PROM.
A(X,Y,Z)=∑m(5,6,7)A(X,Y,Z)=∑m(5,6,7)
B(X,Y,Z)=∑m(3,5,6,7)B(X,Y,Z)=∑m(3,5,6,7)
Detailed Circuit Diagram Of PROM
• PAL is a programmable logic device that has Programmable AND array &
fixed OR array.
• The advantage of PAL is that we can generate only the required product
terms of Boolean function instead of generating all the min terms by using
programmable AND gates.
• Here, the inputs of AND gates are programmable. That means each AND
gate has both normal and complemented inputs of variables.
• So, based on the requirement, we can program any of those inputs.
• So, we can generate only the required product terms by using these AND
gates.
• Here, the inputs of OR gates are not of programmable type.
• So, the number of inputs to each OR gate will be of fixed type.
• Hence, apply those required product terms to each OR gate as inputs.
Therefore, the outputs of PAL will be in the form of sum of products
form.
Programmable Array Logic PAL
Block Diagram Of PAL
Example of PAL
Let us implement the following Boolean functions using PAL.
A=XY+XZ′
A=XY′+YZ′
Programmable Logic Array
• PLA is a programmable logic device that has both Programmable
AND array & Programmable OR array. Hence, it is the most flexible
PLD.
• Here, the inputs of AND gates are programmable. That means each
AND gate has both normal and complemented inputs of variables.
• So, based on the requirement, we can program any of those inputs.
• So, we can generate only the required product terms by using these
AND gates.
• Here, the inputs of OR gates are also programmable.
• So, we can program any number of required product terms, since all
the outputs of AND gates are applied as inputs to each OR gate.
• Therefore, the outputs of PAL will be in the form of sum of products
form.
Block Diagram Of PLA
Example Of PLA
Let us implement the following Boolean functions using PLA.
A=XY+XZ′
B=XY′+YZ+XZ′
Unit 5 Programmable Logic Devices.pdf

More Related Content

PPTX
Presentation on bipolar junction transistor
PPTX
Natural resources
PPTX
Overview of sampling
PPTX
Conservation.pptx
PPTX
Mathematical modeling and simulation of solar panel
PPTX
Unit 8 - Waves
PPTX
SUN Tracking Solar panel presentation
PPTX
Presentation on JFET
Presentation on bipolar junction transistor
Natural resources
Overview of sampling
Conservation.pptx
Mathematical modeling and simulation of solar panel
Unit 8 - Waves
SUN Tracking Solar panel presentation
Presentation on JFET

What's hot (20)

PPTX
D flip Flop
PPTX
Registers
ODP
D Flip Flop
PPTX
Code Converters & Parity Checker
PPT
Counters
PPTX
Latches and flip flop
PPTX
Stick digram by Euler Approach
PPTX
Counters
PPTX
Clipper and clamper circuits
PPT
Programmable Logic Devices Plds
PPT
Introduction to Interrupts of 8085 microprocessor
PPTX
SHIFT REGISTERS
PPTX
Data flow model -Lecture-4
PDF
8051 interfacing
DOCX
UNIT-IV .FINITE STATE MACHINES
PDF
Router 1X3 – RTL Design and Verification
PPTX
Full custom digital ic design of priority encoder
PPT
PPTX
Hardwired control
PPT
Layout design on MICROWIND
D flip Flop
Registers
D Flip Flop
Code Converters & Parity Checker
Counters
Latches and flip flop
Stick digram by Euler Approach
Counters
Clipper and clamper circuits
Programmable Logic Devices Plds
Introduction to Interrupts of 8085 microprocessor
SHIFT REGISTERS
Data flow model -Lecture-4
8051 interfacing
UNIT-IV .FINITE STATE MACHINES
Router 1X3 – RTL Design and Verification
Full custom digital ic design of priority encoder
Hardwired control
Layout design on MICROWIND
Ad

Similar to Unit 5 Programmable Logic Devices.pdf (20)

PPTX
Programmable logic devices
PPTX
Memory types in fundamental of electronics.pptx
PPTX
Unit v memory & programmable logic devices
PPTX
Unit IV Memory and Programmable Logic.pptx
PPTX
Programmbale logic devices_44444441.pptx
PPTX
module7.pptx
PPTX
Digital Devices Parcial 1 PLD, CPLD, SPLD, FPGA.pptx
PPTX
Programmable logic array (pla)
PPTX
PPTX
Memories in digital electronics
PPTX
System design using HDL - Module 3
PPTX
PLD's.pptx
PPTX
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PDF
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
PDF
siudhai ki marks sheih shuuu kvms jiiiiv
PPTX
COMBINATIONAL PLD-BASED STATE MACHINES
PPT
programmable logic arrays, programmable logic designs,
PPT
LCDF3_Chap_03_P2.ppt777777777777777777777777777777777777
PPTX
Programmable lrray Logic
PPTX
Flash memory
Programmable logic devices
Memory types in fundamental of electronics.pptx
Unit v memory & programmable logic devices
Unit IV Memory and Programmable Logic.pptx
Programmbale logic devices_44444441.pptx
module7.pptx
Digital Devices Parcial 1 PLD, CPLD, SPLD, FPGA.pptx
Programmable logic array (pla)
Memories in digital electronics
System design using HDL - Module 3
PLD's.pptx
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
EC8392 -DIGITAL ELECTRONICS -II YEAR ECE-by S.SESHA VIDHYA /ASP/ ECE/ RMKCET
siudhai ki marks sheih shuuu kvms jiiiiv
COMBINATIONAL PLD-BASED STATE MACHINES
programmable logic arrays, programmable logic designs,
LCDF3_Chap_03_P2.ppt777777777777777777777777777777777777
Programmable lrray Logic
Flash memory
Ad

Recently uploaded (20)

PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PDF
Digital Logic Computer Design lecture notes
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
Lecture Notes Electrical Wiring System Components
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPT
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PDF
Well-logging-methods_new................
PPT
Mechanical Engineering MATERIALS Selection
PPTX
additive manufacturing of ss316l using mig welding
PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PPTX
Sustainable Sites - Green Building Construction
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
Digital Logic Computer Design lecture notes
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
R24 SURVEYING LAB MANUAL for civil enggi
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Lecture Notes Electrical Wiring System Components
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
Well-logging-methods_new................
Mechanical Engineering MATERIALS Selection
additive manufacturing of ss316l using mig welding
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Sustainable Sites - Green Building Construction
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...

Unit 5 Programmable Logic Devices.pdf

  • 2. Introduction • Programmable Logic Devices PLDsPLDs are the integrated circuits. They contain an array of AND gates & another array of OR gates. • There are three kinds of PLDs based on the type of arrayss, which has programmable feature. – Programmable Read Only Memory – Programmable Array Logic – Programmable Logic Array • The process of entering the information into these devices is known as programming. • Basically, users can program these devices or ICs electrically in order to implement the Boolean functions based on the requirement. • Here, the term programming refers to hardware programming but not software programming.
  • 3. Programmable Read Only Memory • Read Only Memory ROMROM is a memory device, which stores the binary information permanently. That means, we can’t change that stored information by any means later. • If the ROM has programmable feature, then it is called as Programmable ROM PROM. • The user has the flexibility to program the binary information electrically once by using PROM programmer. • Read Only Memory ROMROM is a memory device, which stores the binary information permanently. • That means, we can’t change that stored information by any means later. If the ROM has programmable feature, then it is called as Programmable ROM PROM. • The user has the flexibility to program the binary information electrically once by using PROM programmer.
  • 5. Example Of PROM Let us implement the following Boolean functions using PROM. A(X,Y,Z)=∑m(5,6,7)A(X,Y,Z)=∑m(5,6,7) B(X,Y,Z)=∑m(3,5,6,7)B(X,Y,Z)=∑m(3,5,6,7)
  • 7. • PAL is a programmable logic device that has Programmable AND array & fixed OR array. • The advantage of PAL is that we can generate only the required product terms of Boolean function instead of generating all the min terms by using programmable AND gates. • Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. • So, based on the requirement, we can program any of those inputs. • So, we can generate only the required product terms by using these AND gates. • Here, the inputs of OR gates are not of programmable type. • So, the number of inputs to each OR gate will be of fixed type. • Hence, apply those required product terms to each OR gate as inputs. Therefore, the outputs of PAL will be in the form of sum of products form. Programmable Array Logic PAL
  • 9. Example of PAL Let us implement the following Boolean functions using PAL. A=XY+XZ′ A=XY′+YZ′
  • 10. Programmable Logic Array • PLA is a programmable logic device that has both Programmable AND array & Programmable OR array. Hence, it is the most flexible PLD. • Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. • So, based on the requirement, we can program any of those inputs. • So, we can generate only the required product terms by using these AND gates. • Here, the inputs of OR gates are also programmable. • So, we can program any number of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate. • Therefore, the outputs of PAL will be in the form of sum of products form.
  • 12. Example Of PLA Let us implement the following Boolean functions using PLA. A=XY+XZ′ B=XY′+YZ+XZ′