SlideShare a Scribd company logo
Programmable Logic
Devices
Programmable Logic Device (PLD)
• A logic device is an electronic component which performs a definite
function which is decided at the time of manufacture and will never
change.
• For example, a not gate always inverts the logic level of the input
signal and does/can-do-nothing else.
• On the other hand, Programmable Logic Devices (PLDs) are the
components which do not have a specific function associated with
them.
• These can be configured to perform a certain function by the user, on a
need basis and can further be changed to perform some other function
at the later point of time, i.e. these are re-configurable. However, the
amount of flexibility offered depends on their type.
• Programmable Logic Devices (PLDs) are the integrated circuits which
contain an array of AND gates & another array of OR gates.
• The process of entering the information into these devices is known
as programming.
• Here, the term programming refers to hardware programming but not
software programming.
• The internal logic gates AND/OR connections of PLDs can be
changed/configured by a programming process
• One of the simplest programming technologies is to use fuses.
• In the original state of the device, all the fuses are intact.
• Programming the device involves blowing those fuses along the paths
that must be removed in order to obtain the particular configuration of
the desired logic function.
Array logic
• A typical programmable logic device may have hundreds to millions
of gates interconnected through hundreds to thousands of internal
paths.
• In order to show the internal logic diagram in a concise form, it is
necessary to employ a special gate symbology applicable to array
logic.
Programmable logic devices
Types
• Programmable Read Only Memory (PROM)
• Programmable Array Logic (PAL)
• Programmable Logic Array (PLA)
• Assignment : Advantages of using PLDs:
Programmable Read Only Memory (PROM)
• Programmable ROM is a one-time programmable chip that, once
programmed, cannot be erased or altered.
• PROM is also referred as One Time Programmable(OTP)
• These memories are bought in blank form and are programmed using a
special PROM programmer.
• Typically a PROM will consist of an array(collection) of fusible links
some of which are “blown” during the programming process to
provide the required data pattern.
• For every bit of PROM, these exist a fuse. PROM is programmed by
blowing the fuse.
• A typical PROM comes with all bits reading as "1".
• Burning a fuse bit during programming causes the bit to read as "0".
• The memory can be programmed just once after manufacturing by
"blowing" the fuses, which is an irreversible process.
• In the programming process, a sufficient current is injected through
the fusible link to burn it open to create a stored 0. The link is left
intact for a stored 1.
MOS PROM array with fusible links.
• PROM is a programmable logic device that has fixed AND array &
Programmable OR array.
• The block diagram of PROM is shown in the following figure.
• Here, the inputs of AND gates are not of programmable type. So, we
have to generate 2n product terms by using 2n AND gates having n
inputs each. We can implement these product terms by using
nx2n decoder. So, this decoder generates ‘n’ min terms.
• Here, the inputs of OR gates are programmable. That means, we can
program any number of required product terms, since all the outputs of
AND gates are applied as inputs to each OR gate. Therefore, the
outputs of PROM will be in the form of sum of min terms.
Example
• Let us implement the following Boolean functions using PROM
• The given two functions are in sum of min terms form and each
function is having three variables X, Y & Z. So, we require a 3 to 8
decoder and two programmable OR gates for producing these two
functions.
Programmable logic devices
• Here, 3 to 8 decoder generates eight min terms. The two
programmable OR gates have the access of all these min terms.
• But, only the required min terms are programmed in order to produce
the respective Boolean functions by each OR gate.
• The symbol ‘X’ is used for programmable connections.
Home Assignment
Home Assignment
EPROM
• An EPROM is an erasable PROM.
• Unlike an ordinary PROM, an EPROM can be reprogrammed if an
existing program in the memory array is erased first.
• Assignment : Complete the note
Programmable Array Logic (PAL)
• PAL is a programmable logic device that has Programmable AND
array & fixed OR array.
• The advantage of PAL is that we can generate only the required
product terms of Boolean function instead of generating all the min
terms by using programmable AND gates.
• The block diagram of PAL is shown in the following figure.
• Here, the inputs of AND gates are programmable. That means each
AND gate has both normal and complemented inputs of variables. So,
based on the requirement, we can program any of those inputs. So, we
can generate only the required product terms by using these AND
gates.
• Here, the inputs of OR gates are not of programmable type. So, the
number of inputs to each OR gate will be of fixed type. Hence, apply
those required product terms to each OR gate as inputs. Therefore, the
outputs of PAL will be in the form of sum of products form.
Example
• Let us implement the following Boolean functions using PAL
• The given two functions are in sum of products form. There are two
product terms present in each Boolean function. So, we require four
programmable AND gates & two fixed OR gates for producing those
two functions.
Programmable logic devices
• The programmable AND gates have the access of both normal and
complemented inputs of variables.
• So, program only the required literals in order to generate one product
term by each AND gate. The symbol ‘X’ is used for programmable
connections.
• Here, the inputs of OR gates are of fixed type. So, the necessary
product terms are connected to inputs of each OR gate. So that the OR
gates produce the respective Boolean functions. The symbol ‘.’ is used
for fixed connections.
Assignment
• Implementation of full adder using PAL
Programmable Logic Array (PLA)
• PLA is a programmable logic device that has both Programmable
AND array & Programmable OR array.
• Hence, it is the most flexible PLD.
• The block diagram of PLA is shown in the following figure.
• Here, the inputs of AND gates are programmable. That means each
AND gate has both normal and complemented inputs of variables. So,
based on the requirement, we can program any of those inputs. So, we
can generate only the required product terms by using these AND
gates.
• Here, the inputs of OR gates are also programmable. So, we can
program any number of required product terms, since all the outputs of
AND gates are applied as inputs to each OR gate. Therefore, the
outputs of PAL will be in the form of sum of products form.
Example
• Let us implement the following Boolean functions using PLA.
• The given two functions are in sum of products form. The number of
product terms present in the given Boolean functions A & B are two
and three respectively. One product term, is common in each
function.
• So, we require four programmable AND gates & two programmable
OR gates for producing those two functions.
Programmable logic devices
• The programmable AND gates have the access of both normal and
complemented inputs of variables. So, program only the required
literals in order to generate one product term by each AND gate.
• All these product terms are available at the inputs of
each programmable OR gate. But, only program the required
product terms in order to produce the respective Boolean functions by
each OR gate. The symbol ‘X’ is used for programmable connections.
Implement using PAL & PLA
Assignment
• Difference between PLA, PAL and PROM

More Related Content

PPT
Programmable Logic Devices Plds
PPT
Programmable array logic
PDF
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
PDF
Basic concepts in Verilog HDL
PPTX
PPTX
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
PPTX
Binary parallel adder
PPTX
Data flow model -Lecture-4
Programmable Logic Devices Plds
Programmable array logic
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Basic concepts in Verilog HDL
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Binary parallel adder
Data flow model -Lecture-4

What's hot (20)

PPTX
latches
PDF
Sequential circuits in Digital Electronics
PDF
Registers and counters
PPT
Shift Registers
PPTX
Combinational circuit
PPTX
Finite state machines
PDF
Chapter 5 counter
PPTX
Flipflop
PPTX
8051 Microcontroller ppt
PPTX
Combinational Circuits & Sequential Circuits
PPT
Counters
PPTX
PIC Microcontrollers
PPTX
PLA Minimization -Testing
PPT
Flip-Flop || Digital Electronics
PPTX
sequential circuits
PDF
Verilog Tasks & Functions
PDF
Logic families
PPTX
Pin diagram 8085
PPT
VHDL-PRESENTATION.ppt
PPT
Fpga(field programmable gate array)
latches
Sequential circuits in Digital Electronics
Registers and counters
Shift Registers
Combinational circuit
Finite state machines
Chapter 5 counter
Flipflop
8051 Microcontroller ppt
Combinational Circuits & Sequential Circuits
Counters
PIC Microcontrollers
PLA Minimization -Testing
Flip-Flop || Digital Electronics
sequential circuits
Verilog Tasks & Functions
Logic families
Pin diagram 8085
VHDL-PRESENTATION.ppt
Fpga(field programmable gate array)
Ad

Similar to Programmable logic devices (20)

PDF
Unit 5 Programmable Logic Devices.pdf
PPTX
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
PPTX
Memory types in fundamental of electronics.pptx
PPTX
CPLD & FPGA Architectures and applictionsplications.pptx
PPTX
5B. Semiiconductor Memories Part II.pptx
PPTX
5B. .Semiconductor Memories Part II.pptx
PPTX
5D. .Semiconductor Memories Part IV.pptx
PPTX
System design using HDL - Module 3
PPT
Fpga 02-memory-and-pl ds
PDF
PDF
Programmable Logic Devices
PPTX
PDF
siudhai ki marks sheih shuuu kvms jiiiiv
PPTX
5C. Semiconductor Memories Part III.pptx
PDF
Programmable Logic Devices
PPTX
Digital Devices Parcial 1 PLD, CPLD, SPLD, FPGA.pptx
PPTX
Unit v memory & programmable logic devices
PPT
PLD-PROM-PAL-PLA.pptcmkmfkmkemkefkmkdmdkmkdm
DOCX
Programmable array-logic-and-programmable-logic-array
PPT
programmable logic devices part 1
Unit 5 Programmable Logic Devices.pdf
PROGRAMMABLE LOGIC DEVICES-PAL, PROM,PLAs
Memory types in fundamental of electronics.pptx
CPLD & FPGA Architectures and applictionsplications.pptx
5B. Semiiconductor Memories Part II.pptx
5B. .Semiconductor Memories Part II.pptx
5D. .Semiconductor Memories Part IV.pptx
System design using HDL - Module 3
Fpga 02-memory-and-pl ds
Programmable Logic Devices
siudhai ki marks sheih shuuu kvms jiiiiv
5C. Semiconductor Memories Part III.pptx
Programmable Logic Devices
Digital Devices Parcial 1 PLD, CPLD, SPLD, FPGA.pptx
Unit v memory & programmable logic devices
PLD-PROM-PAL-PLA.pptcmkmfkmkemkefkmkdmdkmkdm
Programmable array-logic-and-programmable-logic-array
programmable logic devices part 1
Ad

More from ISMT College (18)

PPTX
Attack.pptx
PPT
Time delays & counter.ppt
PPTX
Timing Diagram.pptx
PPTX
4. Instruction Set Of MP 8085.pptx
PDF
Instruction.pdf
PPTX
3. Addressing Modes in 8085 microprocessor.pptx
PPTX
2. 8085-Microprocessor.pptx
PPTX
1. Introduction to Microprocessor.pptx
PPTX
Digital Logic BCA TU Chapter 2.2
PPTX
Chapter 1 Introduction to Digital Logic
PPTX
PPTX
Access Control List (ACL)
PPTX
Introduction to Counters
PPTX
Chapter 2.1 introduction to number system
PPTX
Chapter 1 Introduction to Digital Logic
PPTX
Basic Gates in Digital Logic
PPTX
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
PPTX
Register in Digital Logic
Attack.pptx
Time delays & counter.ppt
Timing Diagram.pptx
4. Instruction Set Of MP 8085.pptx
Instruction.pdf
3. Addressing Modes in 8085 microprocessor.pptx
2. 8085-Microprocessor.pptx
1. Introduction to Microprocessor.pptx
Digital Logic BCA TU Chapter 2.2
Chapter 1 Introduction to Digital Logic
Access Control List (ACL)
Introduction to Counters
Chapter 2.1 introduction to number system
Chapter 1 Introduction to Digital Logic
Basic Gates in Digital Logic
Adder & subtractor (Half adder, Full adder, Half subtractor, Full subtractor)
Register in Digital Logic

Recently uploaded (20)

PPTX
Safety Seminar civil to be ensured for safe working.
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PDF
737-MAX_SRG.pdf student reference guides
PDF
Well-logging-methods_new................
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPT
Mechanical Engineering MATERIALS Selection
PPTX
Geodesy 1.pptx...............................................
PPTX
Current and future trends in Computer Vision.pptx
PPTX
OOP with Java - Java Introduction (Basics)
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PPTX
additive manufacturing of ss316l using mig welding
PPTX
bas. eng. economics group 4 presentation 1.pptx
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
Foundation to blockchain - A guide to Blockchain Tech
PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PDF
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
PDF
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
composite construction of structures.pdf
Safety Seminar civil to be ensured for safe working.
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
737-MAX_SRG.pdf student reference guides
Well-logging-methods_new................
R24 SURVEYING LAB MANUAL for civil enggi
Mechanical Engineering MATERIALS Selection
Geodesy 1.pptx...............................................
Current and future trends in Computer Vision.pptx
OOP with Java - Java Introduction (Basics)
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
additive manufacturing of ss316l using mig welding
bas. eng. economics group 4 presentation 1.pptx
Operating System & Kernel Study Guide-1 - converted.pdf
Foundation to blockchain - A guide to Blockchain Tech
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
BMEC211 - INTRODUCTION TO MECHATRONICS-1.pdf
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
composite construction of structures.pdf

Programmable logic devices

  • 2. Programmable Logic Device (PLD) • A logic device is an electronic component which performs a definite function which is decided at the time of manufacture and will never change. • For example, a not gate always inverts the logic level of the input signal and does/can-do-nothing else. • On the other hand, Programmable Logic Devices (PLDs) are the components which do not have a specific function associated with them. • These can be configured to perform a certain function by the user, on a need basis and can further be changed to perform some other function at the later point of time, i.e. these are re-configurable. However, the amount of flexibility offered depends on their type.
  • 3. • Programmable Logic Devices (PLDs) are the integrated circuits which contain an array of AND gates & another array of OR gates. • The process of entering the information into these devices is known as programming. • Here, the term programming refers to hardware programming but not software programming. • The internal logic gates AND/OR connections of PLDs can be changed/configured by a programming process
  • 4. • One of the simplest programming technologies is to use fuses. • In the original state of the device, all the fuses are intact. • Programming the device involves blowing those fuses along the paths that must be removed in order to obtain the particular configuration of the desired logic function.
  • 5. Array logic • A typical programmable logic device may have hundreds to millions of gates interconnected through hundreds to thousands of internal paths. • In order to show the internal logic diagram in a concise form, it is necessary to employ a special gate symbology applicable to array logic.
  • 7. Types • Programmable Read Only Memory (PROM) • Programmable Array Logic (PAL) • Programmable Logic Array (PLA) • Assignment : Advantages of using PLDs:
  • 8. Programmable Read Only Memory (PROM) • Programmable ROM is a one-time programmable chip that, once programmed, cannot be erased or altered. • PROM is also referred as One Time Programmable(OTP) • These memories are bought in blank form and are programmed using a special PROM programmer. • Typically a PROM will consist of an array(collection) of fusible links some of which are “blown” during the programming process to provide the required data pattern. • For every bit of PROM, these exist a fuse. PROM is programmed by blowing the fuse.
  • 9. • A typical PROM comes with all bits reading as "1". • Burning a fuse bit during programming causes the bit to read as "0". • The memory can be programmed just once after manufacturing by "blowing" the fuses, which is an irreversible process. • In the programming process, a sufficient current is injected through the fusible link to burn it open to create a stored 0. The link is left intact for a stored 1.
  • 10. MOS PROM array with fusible links.
  • 11. • PROM is a programmable logic device that has fixed AND array & Programmable OR array. • The block diagram of PROM is shown in the following figure.
  • 12. • Here, the inputs of AND gates are not of programmable type. So, we have to generate 2n product terms by using 2n AND gates having n inputs each. We can implement these product terms by using nx2n decoder. So, this decoder generates ‘n’ min terms. • Here, the inputs of OR gates are programmable. That means, we can program any number of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate. Therefore, the outputs of PROM will be in the form of sum of min terms.
  • 13. Example • Let us implement the following Boolean functions using PROM • The given two functions are in sum of min terms form and each function is having three variables X, Y & Z. So, we require a 3 to 8 decoder and two programmable OR gates for producing these two functions.
  • 15. • Here, 3 to 8 decoder generates eight min terms. The two programmable OR gates have the access of all these min terms. • But, only the required min terms are programmed in order to produce the respective Boolean functions by each OR gate. • The symbol ‘X’ is used for programmable connections.
  • 18. EPROM • An EPROM is an erasable PROM. • Unlike an ordinary PROM, an EPROM can be reprogrammed if an existing program in the memory array is erased first. • Assignment : Complete the note
  • 19. Programmable Array Logic (PAL) • PAL is a programmable logic device that has Programmable AND array & fixed OR array. • The advantage of PAL is that we can generate only the required product terms of Boolean function instead of generating all the min terms by using programmable AND gates. • The block diagram of PAL is shown in the following figure.
  • 20. • Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. So, based on the requirement, we can program any of those inputs. So, we can generate only the required product terms by using these AND gates. • Here, the inputs of OR gates are not of programmable type. So, the number of inputs to each OR gate will be of fixed type. Hence, apply those required product terms to each OR gate as inputs. Therefore, the outputs of PAL will be in the form of sum of products form.
  • 21. Example • Let us implement the following Boolean functions using PAL • The given two functions are in sum of products form. There are two product terms present in each Boolean function. So, we require four programmable AND gates & two fixed OR gates for producing those two functions.
  • 23. • The programmable AND gates have the access of both normal and complemented inputs of variables. • So, program only the required literals in order to generate one product term by each AND gate. The symbol ‘X’ is used for programmable connections. • Here, the inputs of OR gates are of fixed type. So, the necessary product terms are connected to inputs of each OR gate. So that the OR gates produce the respective Boolean functions. The symbol ‘.’ is used for fixed connections.
  • 24. Assignment • Implementation of full adder using PAL
  • 25. Programmable Logic Array (PLA) • PLA is a programmable logic device that has both Programmable AND array & Programmable OR array. • Hence, it is the most flexible PLD. • The block diagram of PLA is shown in the following figure.
  • 26. • Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. So, based on the requirement, we can program any of those inputs. So, we can generate only the required product terms by using these AND gates. • Here, the inputs of OR gates are also programmable. So, we can program any number of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate. Therefore, the outputs of PAL will be in the form of sum of products form.
  • 27. Example • Let us implement the following Boolean functions using PLA. • The given two functions are in sum of products form. The number of product terms present in the given Boolean functions A & B are two and three respectively. One product term, is common in each function. • So, we require four programmable AND gates & two programmable OR gates for producing those two functions.
  • 29. • The programmable AND gates have the access of both normal and complemented inputs of variables. So, program only the required literals in order to generate one product term by each AND gate. • All these product terms are available at the inputs of each programmable OR gate. But, only program the required product terms in order to produce the respective Boolean functions by each OR gate. The symbol ‘X’ is used for programmable connections.