SlideShare a Scribd company logo
System-on-Chip Design
Introduction to Zynq
Dr Hao Zheng
Computer Sci. & Eng.
U. of South Florida
• Chapter 1: Introduction
• Chapter 2: The Zynq Device (“What is it?)
• Chapter 5: Applications and Opportunities
(“What can I do with it?”)
The ZYNQ Book
Xilinx Educational Video
• Why Zynq?
http://www.xilinx.com/training/zynq/why-zynq.htm
Reading
Source: The Zynq Book
Traditional Architecture
Source: The Zynq Book
FPGA with Soft Processor Core
Source: The Zynq Book
Zynq Architecture
Source: The Zynq Book
Embedded SoC Architecture
Source: The Zynq Book
Implement Embedded SoC on Zynq
Source: Xilinx Video Tutorials
Zynq Highlights
ARM Processor Roadmap
Source: Xilinx White Paper: Extensible Processing Platform
Basic Design Flow for Zynq SoC
Source: The Zynq Book
Zynq SoC Ecosystem
Source: The Zynq Book
Zynq SoC Ecosystem
Xilinx Zynq
Zynq-7000 All Programmable
SoCs with Cortex-A9 MPCore
Altera Arria V & Cyclone V
Hard processor system (HPS)
with Cortex-A9 MPCore
Microsemi Smartfusion2
Cortex M3
Alternative Solutions
Source: The Zynq Book
The Zynq Processing System
Source: The Zynq Book
Application Processing Unit (APU)
APU programming is through Xlinx SDK
Source: The Zynq Book
NEON Co-Processor
SIMD Execution for media and DSP applications
Source: The Zynq Book
PS External Interfaces: MIO
Programmable Logic (PL) CLBs and IOBs
Source: The Zynq Book
Basic Logic Elements (BLEs)
12 2 FPGA Architectures: An Overview
Switch Matrix
16 2 FPGA Architectures: An Overview
Source: The Zynq Book
PL: Special Resources
Source: The Zynq Book
AXI Interconnects and Interfaces
9 AXI interfaces
between PS and
PL.
Basic AXI Signaling – 5 Channels
1. Read Address Channel
2. Read Data Channel
3. Write Address Channel
4. Write Data Channel
5. Write Response Channel
Zynq Architecture 12-33 © Copyright 2012 Xilinx
The AXI Interface—AX4-Lite
No burst
Data width 32 or 64 only
– Xilinx IP only supports 32-bits
Very small footprint
Bridging to AXI4 handled
automatically by
AXI_Interconnect (if needed)
AXI4-Lite Read
AXI4-Lite Write
Zynq Architecture 12-34 © Copyright 2012 Xilinx
The AXI Interface—AXI4
Sometimes called “Full AXI” or “AXI
Memory Mapped”
– Not ARM-sanctioned names
Single address multiple data
– Burst up to 256 data beats
Data Width parameterizable
– 1024 bits
AXI4 Read
AXI4 Write
Zynq Architecture 12-35 © Copyright 2012 Xilinx
The AXI Interface—AXI4-Stream
No address channel, no read and write,
always just master to slave
– Effectively an AXI4 “write data” channel
Unlimited burst length
– AXI4 max 256
– AXI4-Lite does not burst
Virtually same signaling as AXI Data
Channels
– Protocol allows merging, packing, width
conversion
– Supports sparse, continuous, aligned,
unaligned streams
AXI4-Stream Transfer
Zynq Architecture 12-36 © Copyright 2012 Xilinx
Using Extended Multiplexed Input/Output
(EMIO) to Interface Between PS and PL
Source: The Zynq Book
zynq.ppt
zynq.ppt
Choice Among Various
Implementation Platforms
Source: Xcell Journal, no. 88, Q3 2014
Advantages of Zynq
Source: Xcell Journal, no. 88, Q3 2014
Academic Subjects to which Zynq is Relevant
Source: The Zynq Book
Zedboard
Zynq device
DDR3 mem
VGA port
Ethernet
SD card
Backup
Source: The Zynq Book
System-on-a-Board
Source: The Zynq Book
System-on-Chip (SoC)
Design Flow for Zynq SoC
Source: Xilinx White Paper: Extensible Processing Platform
Automotive Applications
Automotive Applications
Lane and Road Sign Recognition
Source: The Zynq Book
Computer Vision
Detection of Cars at a Junction
Source: The Zynq Book
Smart
Home
Source: The Zynq Book
Communication Systems
Wireless
Basestation
Satellite
Groundstation
Wired Network
Switches
Source: The Zynq Book
Control and Instrumentation Systems
Industrial
Control
Room
Wind
Turbines
High Energy
Physics
Experiment
Source: The Zynq Book
Medical Applications
MRI Scanning Robot Assisted Surgery
Source: The Zynq Book
ZYBO General Purpose Input Output (GPIO)
Source: ZYBO Reference Manual
Pmod Connector
Source: ZYBO Reference Manual

More Related Content

PDF
Zynq architecture
PDF
PCI_Express_Basics_Background.pdf
PPTX
Slideshare - PCIe
PPT
AXI_presentation.ppt
PDF
Pcie basic
PPTX
AMBA BUS.pptx
PDF
Pci express technology 3.0
PDF
Verification Engineer - Opportunities and Career Path
Zynq architecture
PCI_Express_Basics_Background.pdf
Slideshare - PCIe
AXI_presentation.ppt
Pcie basic
AMBA BUS.pptx
Pci express technology 3.0
Verification Engineer - Opportunities and Career Path

What's hot (20)

PPTX
PCI express
PDF
Introduction to FPGA, VHDL
PDF
Soc architecture and design
PDF
Andes RISC-V processor solutions
PPTX
PDF
System On Chip
PPTX
RISC-V Introduction
PDF
Session 8,9 PCI Express
PDF
Functional verification techniques EW16 session
PPTX
Arm cortex-m3 by-joe_bungo_arm
PDF
Day2 Verilog HDL Basic
PPT
System On Chip (SOC)
PPTX
8b/10b Encoder Decoder design and Verification for PCI Express protocol usin...
PDF
Embedded Systems (18EC62) – Embedded System Components (Module 3)
PPTX
SOC Verification using SystemVerilog
PPTX
SoC: System On Chip
PDF
Cadence GenusTutorial------------ .pdf.pdf
PDF
MIPI DevCon 2016: Implementing MIPI C-PHY
ODP
Pc ie tl_layer (3)
PCI express
Introduction to FPGA, VHDL
Soc architecture and design
Andes RISC-V processor solutions
System On Chip
RISC-V Introduction
Session 8,9 PCI Express
Functional verification techniques EW16 session
Arm cortex-m3 by-joe_bungo_arm
Day2 Verilog HDL Basic
System On Chip (SOC)
8b/10b Encoder Decoder design and Verification for PCI Express protocol usin...
Embedded Systems (18EC62) – Embedded System Components (Module 3)
SOC Verification using SystemVerilog
SoC: System On Chip
Cadence GenusTutorial------------ .pdf.pdf
MIPI DevCon 2016: Implementing MIPI C-PHY
Pc ie tl_layer (3)
Ad

Similar to zynq.ppt (20)

PPTX
Devicemgmt
PDF
Xilinx Inference solution for DL using OpenPOWER systems
PDF
0 foundation update__final - Mendy Furmanek
PPTX
Integrated Circuits introduction and fpga
PPTX
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
PPTX
Firewall in Perl by Chankey Pathak
PDF
00 opencapi acceleration framework yonglu_ver2
PDF
Sculpturing SIP World
PPTX
FPGAs in the cloud? (October 2017)
PPTX
Sundance at the 49th Intelligent Sensing Program
PPTX
Chips alliance omni xtend overview
PDF
Efabless Marketplace webinar slides 2024
PPTX
Open Source Investments in Mainframe Through the Next Generation - Showcasing...
DOC
VLSI Study experiments
PDF
Tools for FPGA Development
PDF
ODSA - Technical Introduction
PDF
Let’s Write Our Own Chip-8 Interpreter! [JavaOne 2017 CON3584]
PDF
Introduction to Filecoin
PDF
Development of a modular and fully-digital PCIe-based interface to Real-Time ...
PDF
제3회난공불락 오픈소스 인프라세미나 - lustre
Devicemgmt
Xilinx Inference solution for DL using OpenPOWER systems
0 foundation update__final - Mendy Furmanek
Integrated Circuits introduction and fpga
Softcore processor.pptxSoftcore processor.pptxSoftcore processor.pptx
Firewall in Perl by Chankey Pathak
00 opencapi acceleration framework yonglu_ver2
Sculpturing SIP World
FPGAs in the cloud? (October 2017)
Sundance at the 49th Intelligent Sensing Program
Chips alliance omni xtend overview
Efabless Marketplace webinar slides 2024
Open Source Investments in Mainframe Through the Next Generation - Showcasing...
VLSI Study experiments
Tools for FPGA Development
ODSA - Technical Introduction
Let’s Write Our Own Chip-8 Interpreter! [JavaOne 2017 CON3584]
Introduction to Filecoin
Development of a modular and fully-digital PCIe-based interface to Real-Time ...
제3회난공불락 오픈소스 인프라세미나 - lustre
Ad

Recently uploaded (20)

PPTX
joggers park landscape assignment bandra
PPTX
Entrepreneur intro, origin, process, method
PPT
EGWHermeneuticsffgggggggggggggggggggggggggggggggg.ppt
PPTX
Media And Information Literacy for Grade 12
PPTX
An introduction to AI in research and reference management
PDF
BRANDBOOK-Presidential Award Scheme-Kenya-2023
PDF
Urban Design Final Project-Site Analysis
PDF
Facade & Landscape Lighting Techniques and Trends.pptx.pdf
PDF
Key Trends in Website Development 2025 | B3AITS - Bow & 3 Arrows IT Solutions
PDF
YOW2022-BNE-MinimalViableArchitecture.pdf
PPTX
LITERATURE CASE STUDY DESIGN SEMESTER 5.pptx
PPTX
DOC-20250430-WA0014._20250714_235747_0000.pptx
PPT
WHY_R12 Uaafafafpgradeaffafafafaffff.ppt
PDF
Skskkxiixijsjsnwkwkaksixindndndjdjdjsjjssk
PPT
UNIT I- Yarn, types, explanation, process
PPTX
Tenders & Contracts Works _ Services Afzal.pptx
PPTX
mahatma gandhi bus terminal in india Case Study.pptx
PPTX
BSCS lesson 3.pptxnbbjbb mnbkjbkbbkbbkjb
PPT
Machine printing techniques and plangi dyeing
PDF
The Advantages of Working With a Design-Build Studio
joggers park landscape assignment bandra
Entrepreneur intro, origin, process, method
EGWHermeneuticsffgggggggggggggggggggggggggggggggg.ppt
Media And Information Literacy for Grade 12
An introduction to AI in research and reference management
BRANDBOOK-Presidential Award Scheme-Kenya-2023
Urban Design Final Project-Site Analysis
Facade & Landscape Lighting Techniques and Trends.pptx.pdf
Key Trends in Website Development 2025 | B3AITS - Bow & 3 Arrows IT Solutions
YOW2022-BNE-MinimalViableArchitecture.pdf
LITERATURE CASE STUDY DESIGN SEMESTER 5.pptx
DOC-20250430-WA0014._20250714_235747_0000.pptx
WHY_R12 Uaafafafpgradeaffafafafaffff.ppt
Skskkxiixijsjsnwkwkaksixindndndjdjdjsjjssk
UNIT I- Yarn, types, explanation, process
Tenders & Contracts Works _ Services Afzal.pptx
mahatma gandhi bus terminal in india Case Study.pptx
BSCS lesson 3.pptxnbbjbb mnbkjbkbbkbbkjb
Machine printing techniques and plangi dyeing
The Advantages of Working With a Design-Build Studio

zynq.ppt