SlideShare a Scribd company logo
Copyright 2012 Piero Belforte November 20th 2012
1
V-I trajectory plots for Transmission Line models evaluation
A comparative analysis between an exact distributed model and the
equivalent LC lumped model of a transmission line (TL) is shown. In a
previous paper the comparison is made using Worst Case Eye Diagrams
https://docs.google.com/file/d/0BxZqV10CSiNS1JwTnc1NVIyTWs/edit.
Here a method based on the Voltage/Current (V-I) trajectories at line
ports is presented.
The reference test circuit is the following:
Fig.1 Comparative test circuit
Copyright 2012 Piero Belforte November 20th 2012
2
The lumped model is built up using 10 LC cells is shown here:
Fig.2 Basic LC cell used for the 10-cell model of the TL
The resulting Impedance √L0/C0 is 50 ohm and the cell delay is √L0*C0=
100ps/cell for a total equivalent delay of 1ns.
The exact model is created using the TL primitive of DWS (Digital Wave
Simulator).
As test stimulus a voltage step of amplitude 1V and 1ps rise time is
applied to both test configurations. The signal propagates trhough the
line and is reflected back by the open termination (R0,R1= 100
Gigaohms). When arrives at generator's end it is inverted and totally
reflected forward by the 0 impedance of the generator. The evolution of
persistent oscillations occurring in both configurations (no dissipative
element is present in the circuits) points out the approximation of the
lumped model versus the exact SWAN model of the TL.
The two models are simulated simultaneously using a sim tstep of 1ps
using the tool SpicySWAN set in SWAN mode.
Copyright 2012 Piero Belforte November 20th 2012
3
Here the SWAN netlist extracted from the test circuit :
Fig.3 SWAN (DWS) netlist extracted form the circuit of fig.1
Simulation results are shown here as a multiplot:
Fig. 4 Multiplot of sim results coming from circuit of fig. 1
Copyright 2012 Piero Belforte November 20th 2012
4
Plotting the voltage VOUT_2=V(3) at TL's output port versus the current
flowing into the generator V1= I(V1,1) the following V-I trajectory is
obtained:
Fig. 5 V-I trajectory related to TL SWAN model TSTOP= 50ns tstep=1ps
(20Ksamples plotted, 2.5ps plt step)
Fig. 6 V-I trajectory related to approximated 10-cell LC model, TSTOP=
50ns tstep=1ps (20Ksamples plotted, 2.5ps plt step)
Copyright 2012 Piero Belforte November 20th 2012
5
Increasing the simulation time window the following trajectory is
obtained:
Fig. 7 V-I trajectory related to approximated 10-cell LC model, TSTOP=
500ns tstep=1ps (.5Megasamples calculated, 20Ksamples plotted, 2.5ps
plt step)
Copyright 2012 Piero Belforte November 20th 2012
6
Comparing previous results using the same scale the result shown in the
following fig.8 is obtained.
Fig.8 Comparative images showing the V-I trajectories related to circuit
LC_CHAIN_TL plotted with the same I and V scales.
In the previous fig.8 in yellow the inner area of trajectory envelope is
highlighted. This area is perfectly rectangular in the ideal case (SWAN
model of TL). For the 10 LC-cell model this area is no more rectangular
and becomes smaller because waveform distortion increases increasing
the time window of the analysis.
Copyright 2012 Piero Belforte November 20th 2012
7
Analysis after 5 Million reflections
To stress both models and SWAN algorithms the simulative analysis has
been extended to simulation times in the order of milliseconds with a
time step of 5ps. In particular the following results refer to a time window
of 500 nanoseconds between 5 and 5.0005 msec. 1 BILLION time points
(1 Gigasample/waveform) have been calculated and
100ksamples/waveform are plotted (plotting step: 5ps). The simulation
elapsed time is a few minutes on a standard PC.
Fig. 9 Netlist related to comparative test circuit
In the netlist shown in fig. 9, the GMIN/GMAX options of DWS are set to
values exceeding default values in order to keep power dissipation at
both ends of the line to a minimum. These setting lead to a generator
resistance of 1 nanoohm and termination resistance of 1 Teraohm (1000
Gigaohm). The instantaneous powers entering the generators P(V1,1)
P(V0,10001) are also calculated by DWS.
Copyright 2012 Piero Belforte November 20th 2012
8
Fig. 10 Simulated waveforms related to netlist of fig 9
The power at generator V1 port has peak values of 19.95mW that means
50uW less than the value exchanged with the line at the first reflections.
After about 5Million reflections 50uW is the power loss due to GMIN and
GMAX settings and dissipated at non ideal (zero and infinite) line
terminations.
Copyright 2012 Piero Belforte November 20th 2012
9
Fig 11 V-P (Voltage-Power) plots related to LC_CHAIN_TL test circuit
after 5msec from the start (5 Million back and forth reflections).
From V-P plots of fig. 11 it can be pointed out a still near ideal
rectangular diagram for SWAN TL (the 50uW dissipated power is
negligible at this scale). The random oscillations of power exchanged in LC
model have still a behavior similar to that of the beginning of oscillations
because also in this time window the power dissipated at terminations is
still negligible.
Copyright 2012 Piero Belforte November 20th 2012
10
Lumped LC model with higher number of cells.
A similar comparative analysis can be performed increasing the number
of LC cells of the TL lumped model. Both a 100-cell and a 1000-cell models
have been analyzed in SWAN mode. L and C values are obviously
decreased by a factor 1/10 and 1/100 with respect the 10-cell situation in
order to maintain the same equivalent Z0 and TD of the equivalent TL. To
keep the delay error to a minimum the cell inductance is modeled using a
serial adaptor instead of the standard link model. This model called also
"stub" model is equivalent to the trapezoidal rule of integration of
inductance equations.
Fig. 12 LC cell using a Serial Adaptor stub model of the inductor
equivalent to the trapezoidal rule of integration.
The SERIAL ADAPTOR (AS0) is a SWAN/DWS specific element that places
the net connected at its third node (port) in SERIES between the other
two nodes of the adaptor. Even if this stub model requires two SWAN
circuit elements (adaptor and inductor), it has the advantage of
minimizing the delay error of "LINK" default model of the inductor,
equivalent to a unit-delay (tstep) TL.
This advantage can be particularly useful when several LC cells are
connected in series in a CHAIN as happens for the Spice-like lumped
model of TL.
Copyright 2012 Piero Belforte November 20th 2012
11
Fig. 13 IV trajectories related to several implementations of the lumped
model Transmission Line (SWAN).
Copyright 2012 Piero Belforte November 20th 2012
12
As can be pointed out by the differences among the V-I plots of fig. 13,
increasing the number of cascaded cells, the trajectories approach the
ideal line RECTANGULAR shape, but from the 1,000 cell up no significant
advantage is obtained if the number of cells is increased to 2,000 or even
4,000 cells using a simulation time step of 1ps.
To achieve a better result a situation with 9,999 cascaded LC cells has
been simulated with a time step of 10 femtoseconds (SWAN).
Fig.14 Time domain and V-I plots related to a 9999-cells LC ladder
network simulated with a time step of 10 femtoseconds.
Copyright 2012 Piero Belforte November 20th 2012
13
This last circuit required the calculation of .5 Million points
(Megasample/waveform) for a network containing about 30,000
elements (including series adaptors). As can be pointed out from the plots
of Fig. 13, only in this situation a good agreement with TL distributed
model is obtained at the expense of a huge simulation effort that only
SWAN can afford with simulation times in the order of minutes.
A residual rise time increase of about 500fs and some ringing still affect
the output waveform with respect TL distributed model.
Voltage pulse stimulus
Similar comparative test can be carried out on TL models using a 500ps
(1ps edges) Voltage pulse stimulus in place of step input previously
shown. In this case the IV pattern of the exact SWAN model becomes a
cross instead of a rectangle. The results are shown in the following fig.14.
Copyright 2012 Piero Belforte November 20th 2012
14
Fig. 14 Comparative model tests using a 500ps Voltage pulse stimulus
Spice models of TL
Spice-derived simulators have several problems dealing with TL models.
Being based on resolution of NA (Nodal Analysis) equations, these
simulators assume no propagation of signals inside the circuit under
analysis. Variable time step control adds further problems in dealing with
fixed delays. To avoid these issues, very often TLs are approximated with
LC networks leading to signal distortions typical of this Kind of models as
previously pointed out. An example is shown in Fig. 15 where the voltage
pulse stimulus (500ps width) is applied to a TL of 50 ohm impedance and
1ns delay on a commercial version of Spice (LT Spice)
Copyright 2012 Piero Belforte November 20th 2012
15
Fig. 15 Results of LT Spice simulation of TL version of circuit of fig.14
(Yellow: Line input pulse, Violet: signal at the Line end )
In fig.15 the reflected pulses are affected by heavy progressive
distortions typical of a lumped model. The pulse edges slow down
progressively and overshoots/undershoots appear.
Some simulators, like MicroCap, use more accurate TL models and can
can work at fixed time steps, but the simulation times are order of
magnitudes higher than those of SWAN/DWS.
Even the simulation of lossless LC ladder networks are not so easy with
Spice. To keep the error to a minimum a very short fixed time step (10fs-
1ps) should be used also in this case. A comparison between SWAN and
MC10 simulation times are shown here:
http://www.youtube.com/watch?v=pTMBnvUChog
and here: http://www.youtube.com/watch?v=xJnA5ioAwb4
Even for this simple 10-cell test circuit the speedup factor of SWAN vs
MC10 is in the order of 70-100 at same accuracy level (differences less
than 1mV between the waveforms coming from the two simulators,
fig.16). This speedup increases if the number of cascaded cells increases.
Copyright 2012 Piero Belforte November 20th 2012
16
As shown previously SWAN can simulate a 9,999 cell LC network at 10fs
time step in minutes on a standard PC.
Fig. 16 Comparison of MC10 and SWAN/DWS simulations of a 10-LC cells
ladder circuit
Conclusions
In this paper a new method for evaluating Transmission Line simulative
models is presented. The effectiveness of this method, based on V-I plots,
has been demonstrated comparing TL lumped and distributed models,
both feasible with the SWAN/DWS simulator. Even if DWS has its
maximum effectiveness with distributed (exact) models, its advantages
over conventional NA circuit simulators are also impressive in case of
lumped parameter models. For these last models speedup factors of at
least 2 order of magnitudes have been observed with respect
conventional tools working at the same accuracy level. Large cell number
(up to 10K) models with femtosecond time step are out of reach of NA
tools.

More Related Content

PDF
2013_pb_dws vs microcap 10 benchmark
PDF
A 10-bit, 200MS/s CMOS Pipeline ADC using new shared opamp architecture
PDF
2002 15
PDF
Folded cascode1
PDF
Design of two stage OPAMP
DOCX
Single Stage Differential Folded Cascode Amplifier
PDF
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
PDF
APPLICATIONS OF FLOATING-GATE MOSFET IN THE DESIGN OF INVERTER AND RING OSCIL...
2013_pb_dws vs microcap 10 benchmark
A 10-bit, 200MS/s CMOS Pipeline ADC using new shared opamp architecture
2002 15
Folded cascode1
Design of two stage OPAMP
Single Stage Differential Folded Cascode Amplifier
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
APPLICATIONS OF FLOATING-GATE MOSFET IN THE DESIGN OF INVERTER AND RING OSCIL...

What's hot (19)

PDF
Ece 523 project – fully differential two stage telescopic op amp
PDF
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
PPTX
Design and implementation of cmos rail to-rail operational amplifiers
PDF
Two stage folded cascode op amp design in Cadence
PDF
electrical objective
PDF
Design of a Two-Stage Single Ended CMOS Op-Amp
PDF
Two stage op amp design on cadence
PDF
Lect2 up330 (100328)
DOCX
Analysis and Characterization of Different Comparator Topologies
PDF
Differntial Input to Single Ended Output, Two stage Op-amp
DOCX
Two Stage Amplifier
PDF
Lect2 up310 (100328)
PDF
Uv CBPSD lab
DOC
Physical designing of low power operational amplifier
PDF
Objective question eee
PPT
analog pro.pptx
PPTX
Project 2 Cascode
PDF
A novel voltage reference without the operational amplifier and resistors
Ece 523 project – fully differential two stage telescopic op amp
SINGLE PHASE SYMMETRICAL MULTILEVEL INVERTER DESIGN FOR VARIOUS LOADS
Design and implementation of cmos rail to-rail operational amplifiers
Two stage folded cascode op amp design in Cadence
electrical objective
Design of a Two-Stage Single Ended CMOS Op-Amp
Two stage op amp design on cadence
Lect2 up330 (100328)
Analysis and Characterization of Different Comparator Topologies
Differntial Input to Single Ended Output, Two stage Op-amp
Two Stage Amplifier
Lect2 up310 (100328)
Uv CBPSD lab
Physical designing of low power operational amplifier
Objective question eee
analog pro.pptx
Project 2 Cascode
A novel voltage reference without the operational amplifier and resistors
Ad

Viewers also liked (20)

PDF
Cseltmuseum expanded post records from june 9 2015 to june 19 2015
PDF
1990 pb historical_brochure_high_performance_systems
PDF
2007 biased reflectometry_international_zurich_congress_on_emc_september_2007
DOC
DVW (Digital Wave Viewer) user manual
PDF
2012 trasmission line approximation using lc cells pb_dws
PDF
1993 dwn simulations_of_a_digital_crossconnect
PDF
1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection
PDF
1991 pb historical_an_microwave_mixers_dwn
PDF
1990 pb historical_brochure_pcb_post_layout
PDF
1991 optical interconnects_piero_belforte
PDF
2000 lvds dwn_thris_macromodels_pb_fm
PDF
Spicy Schematics Facebook Post Collection_Nov. 2012- Feb. 2015
PDF
DWS 8.5 USER MANUAL
PDF
SWAN/DWS micro-behavioral power/gnd plane modelling.
PDF
Cseltmuseum post records_dec.2012-july2013
PDF
2013 pb rg58 coax cable models and measurements
PDF
1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...
PDF
DWS MODELING OF MULTICONDUCTOR TRANSMISSION LINES
PDF
RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)
PDF
2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)
Cseltmuseum expanded post records from june 9 2015 to june 19 2015
1990 pb historical_brochure_high_performance_systems
2007 biased reflectometry_international_zurich_congress_on_emc_september_2007
DVW (Digital Wave Viewer) user manual
2012 trasmission line approximation using lc cells pb_dws
1993 dwn simulations_of_a_digital_crossconnect
1993 new modelling&simulation_environment_pb_gen_1993_full_slide_collection
1991 pb historical_an_microwave_mixers_dwn
1990 pb historical_brochure_pcb_post_layout
1991 optical interconnects_piero_belforte
2000 lvds dwn_thris_macromodels_pb_fm
Spicy Schematics Facebook Post Collection_Nov. 2012- Feb. 2015
DWS 8.5 USER MANUAL
SWAN/DWS micro-behavioral power/gnd plane modelling.
Cseltmuseum post records_dec.2012-july2013
2013 pb rg58 coax cable models and measurements
1975 it new_method_for_electrical_simulation_using_digital_wave_filters(it)_a...
DWS MODELING OF MULTICONDUCTOR TRANSMISSION LINES
RTB: BIDIRECTIONAL TRANSCEIVER (ESSCIRC85)
2000 fm pb_easyscan_emission_maps_sim_vs_measure (1)
Ad

Similar to 2012 pb vi trajectory plots for transmission line models evaluation (20)

PDF
2013 pb prediction of rise time errors of a cascade of equal behavioral cells.
PDF
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
PDF
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
PDF
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
PDF
TDR-BASED DWS MODELING OF PASSIVE COMPONENTS
PDF
research_report (1)
PDF
Vlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
PDF
Design of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter
PDF
Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low P...
PDF
PDF
Project_Kaveh & Mohammad
PDF
Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...
PDF
DE_Final1
PDF
Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...
PDF
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
PDF
A 20 gbs injection locked clock and data recovery circuit
PPT
FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM
DOCX
ECE 312 Current Feedback Operational Amplifier (final project)
PDF
educational pwm inverter pulse generator
PDF
Design of a novel current balanced voltage controlled delay element
2013 pb prediction of rise time errors of a cascade of equal behavioral cells.
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
Simulation of A TZFI Fed Induction Motor Drive Using Fuzzy Logic Control
A 80Ms/sec 10bit PIPELINED ADC Using 1.5Bit Stages And Built-in Digital Error...
TDR-BASED DWS MODELING OF PASSIVE COMPONENTS
research_report (1)
Vlsics040303LOW POWER DUAL EDGE - TRIGGERED STATIC D FLIP-FLOP
Design of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter
Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low P...
Project_Kaveh & Mohammad
Analysis of Multilevel Inverter using Bipolar and Unipolar Switching Schemes ...
DE_Final1
Transient Recovery Voltage Test Results of a 25 MVA Saturable-Core Fault Curr...
AN OPERATIONAL AMPLIFIER WITH RECYCLING FOLDED CASCODE TOPOLOGY AND ADAPTIVE ...
A 20 gbs injection locked clock and data recovery circuit
FAULT ANALYSIS USING PSCAD/EMTDC for 150 kV SOUTH SULAWESI TRANSMISSION SYSTEM
ECE 312 Current Feedback Operational Amplifier (final project)
educational pwm inverter pulse generator
Design of a novel current balanced voltage controlled delay element

More from Piero Belforte (20)

PDF
Simulation-modeling matrix
PDF
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...
PDF
3 experimental wideband_characterization_of_a parallel-plate_capacitor
PDF
Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...
PDF
Cseltmuseum post records from September 2018 to January2019
PDF
Cseltmuseum post records August2018
PDF
Cseltmuseum post records July 2018
PDF
Multigigabit modeling of hi safe+ flying probe fp011
PDF
Cseltmuseum post records June 2018
PDF
CSELTMUSEUM POST RECORDS MAY 2018
PDF
CSELTMUSEUM POST RECORDS APRIL 2018
PDF
CSELTMUSEUM post records March_2018
PDF
CSELTMUSEUM POST RECORDS FEBRUARY 2018
PDF
CSELTMUSEUM POST RECORDS JANUARY 2018
PDF
CSELTMUSEUM expanded post records, December 2017
PDF
HDT (High Design Technology) related content on Cseltmuseum Dec. 13 2017
PDF
HiSAFE related content on Cseltmuseum Dec. 13 2017
PDF
CSELTMUSEUM post record August to December 2017
PDF
Piero Belforte related presentations on slideplayer.com july 12 2017
PDF
Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...
Simulation-modeling matrix
Frequency domain behavior of S-parameters piecewise-linear fitting in a digit...
3 experimental wideband_characterization_of_a parallel-plate_capacitor
Automated Piecewise-Linear Fitting of S-Parameters step-response (PWLFIT) for...
Cseltmuseum post records from September 2018 to January2019
Cseltmuseum post records August2018
Cseltmuseum post records July 2018
Multigigabit modeling of hi safe+ flying probe fp011
Cseltmuseum post records June 2018
CSELTMUSEUM POST RECORDS MAY 2018
CSELTMUSEUM POST RECORDS APRIL 2018
CSELTMUSEUM post records March_2018
CSELTMUSEUM POST RECORDS FEBRUARY 2018
CSELTMUSEUM POST RECORDS JANUARY 2018
CSELTMUSEUM expanded post records, December 2017
HDT (High Design Technology) related content on Cseltmuseum Dec. 13 2017
HiSAFE related content on Cseltmuseum Dec. 13 2017
CSELTMUSEUM post record August to December 2017
Piero Belforte related presentations on slideplayer.com july 12 2017
Collection of Cselt related presentations on slideplayer.com by_Piero_Belfort...

Recently uploaded (20)

PDF
Building Integrated photovoltaic BIPV_UPV.pdf
PDF
MIND Revenue Release Quarter 2 2025 Press Release
PPTX
OMC Textile Division Presentation 2021.pptx
PDF
Diabetes mellitus diagnosis method based random forest with bat algorithm
PPTX
Group 1 Presentation -Planning and Decision Making .pptx
PDF
August Patch Tuesday
PDF
Profit Center Accounting in SAP S/4HANA, S4F28 Col11
PDF
Agricultural_Statistics_at_a_Glance_2022_0.pdf
PDF
Approach and Philosophy of On baking technology
PPTX
1. Introduction to Computer Programming.pptx
PPTX
SOPHOS-XG Firewall Administrator PPT.pptx
PPT
Teaching material agriculture food technology
PPTX
cloud_computing_Infrastucture_as_cloud_p
PDF
Network Security Unit 5.pdf for BCA BBA.
PPTX
TLE Review Electricity (Electricity).pptx
PPTX
TechTalks-8-2019-Service-Management-ITIL-Refresh-ITIL-4-Framework-Supports-Ou...
PDF
Reach Out and Touch Someone: Haptics and Empathic Computing
PPTX
Tartificialntelligence_presentation.pptx
PDF
Build a system with the filesystem maintained by OSTree @ COSCUP 2025
PPTX
A Presentation on Artificial Intelligence
Building Integrated photovoltaic BIPV_UPV.pdf
MIND Revenue Release Quarter 2 2025 Press Release
OMC Textile Division Presentation 2021.pptx
Diabetes mellitus diagnosis method based random forest with bat algorithm
Group 1 Presentation -Planning and Decision Making .pptx
August Patch Tuesday
Profit Center Accounting in SAP S/4HANA, S4F28 Col11
Agricultural_Statistics_at_a_Glance_2022_0.pdf
Approach and Philosophy of On baking technology
1. Introduction to Computer Programming.pptx
SOPHOS-XG Firewall Administrator PPT.pptx
Teaching material agriculture food technology
cloud_computing_Infrastucture_as_cloud_p
Network Security Unit 5.pdf for BCA BBA.
TLE Review Electricity (Electricity).pptx
TechTalks-8-2019-Service-Management-ITIL-Refresh-ITIL-4-Framework-Supports-Ou...
Reach Out and Touch Someone: Haptics and Empathic Computing
Tartificialntelligence_presentation.pptx
Build a system with the filesystem maintained by OSTree @ COSCUP 2025
A Presentation on Artificial Intelligence

2012 pb vi trajectory plots for transmission line models evaluation

  • 1. Copyright 2012 Piero Belforte November 20th 2012 1 V-I trajectory plots for Transmission Line models evaluation A comparative analysis between an exact distributed model and the equivalent LC lumped model of a transmission line (TL) is shown. In a previous paper the comparison is made using Worst Case Eye Diagrams https://docs.google.com/file/d/0BxZqV10CSiNS1JwTnc1NVIyTWs/edit. Here a method based on the Voltage/Current (V-I) trajectories at line ports is presented. The reference test circuit is the following: Fig.1 Comparative test circuit
  • 2. Copyright 2012 Piero Belforte November 20th 2012 2 The lumped model is built up using 10 LC cells is shown here: Fig.2 Basic LC cell used for the 10-cell model of the TL The resulting Impedance √L0/C0 is 50 ohm and the cell delay is √L0*C0= 100ps/cell for a total equivalent delay of 1ns. The exact model is created using the TL primitive of DWS (Digital Wave Simulator). As test stimulus a voltage step of amplitude 1V and 1ps rise time is applied to both test configurations. The signal propagates trhough the line and is reflected back by the open termination (R0,R1= 100 Gigaohms). When arrives at generator's end it is inverted and totally reflected forward by the 0 impedance of the generator. The evolution of persistent oscillations occurring in both configurations (no dissipative element is present in the circuits) points out the approximation of the lumped model versus the exact SWAN model of the TL. The two models are simulated simultaneously using a sim tstep of 1ps using the tool SpicySWAN set in SWAN mode.
  • 3. Copyright 2012 Piero Belforte November 20th 2012 3 Here the SWAN netlist extracted from the test circuit : Fig.3 SWAN (DWS) netlist extracted form the circuit of fig.1 Simulation results are shown here as a multiplot: Fig. 4 Multiplot of sim results coming from circuit of fig. 1
  • 4. Copyright 2012 Piero Belforte November 20th 2012 4 Plotting the voltage VOUT_2=V(3) at TL's output port versus the current flowing into the generator V1= I(V1,1) the following V-I trajectory is obtained: Fig. 5 V-I trajectory related to TL SWAN model TSTOP= 50ns tstep=1ps (20Ksamples plotted, 2.5ps plt step) Fig. 6 V-I trajectory related to approximated 10-cell LC model, TSTOP= 50ns tstep=1ps (20Ksamples plotted, 2.5ps plt step)
  • 5. Copyright 2012 Piero Belforte November 20th 2012 5 Increasing the simulation time window the following trajectory is obtained: Fig. 7 V-I trajectory related to approximated 10-cell LC model, TSTOP= 500ns tstep=1ps (.5Megasamples calculated, 20Ksamples plotted, 2.5ps plt step)
  • 6. Copyright 2012 Piero Belforte November 20th 2012 6 Comparing previous results using the same scale the result shown in the following fig.8 is obtained. Fig.8 Comparative images showing the V-I trajectories related to circuit LC_CHAIN_TL plotted with the same I and V scales. In the previous fig.8 in yellow the inner area of trajectory envelope is highlighted. This area is perfectly rectangular in the ideal case (SWAN model of TL). For the 10 LC-cell model this area is no more rectangular and becomes smaller because waveform distortion increases increasing the time window of the analysis.
  • 7. Copyright 2012 Piero Belforte November 20th 2012 7 Analysis after 5 Million reflections To stress both models and SWAN algorithms the simulative analysis has been extended to simulation times in the order of milliseconds with a time step of 5ps. In particular the following results refer to a time window of 500 nanoseconds between 5 and 5.0005 msec. 1 BILLION time points (1 Gigasample/waveform) have been calculated and 100ksamples/waveform are plotted (plotting step: 5ps). The simulation elapsed time is a few minutes on a standard PC. Fig. 9 Netlist related to comparative test circuit In the netlist shown in fig. 9, the GMIN/GMAX options of DWS are set to values exceeding default values in order to keep power dissipation at both ends of the line to a minimum. These setting lead to a generator resistance of 1 nanoohm and termination resistance of 1 Teraohm (1000 Gigaohm). The instantaneous powers entering the generators P(V1,1) P(V0,10001) are also calculated by DWS.
  • 8. Copyright 2012 Piero Belforte November 20th 2012 8 Fig. 10 Simulated waveforms related to netlist of fig 9 The power at generator V1 port has peak values of 19.95mW that means 50uW less than the value exchanged with the line at the first reflections. After about 5Million reflections 50uW is the power loss due to GMIN and GMAX settings and dissipated at non ideal (zero and infinite) line terminations.
  • 9. Copyright 2012 Piero Belforte November 20th 2012 9 Fig 11 V-P (Voltage-Power) plots related to LC_CHAIN_TL test circuit after 5msec from the start (5 Million back and forth reflections). From V-P plots of fig. 11 it can be pointed out a still near ideal rectangular diagram for SWAN TL (the 50uW dissipated power is negligible at this scale). The random oscillations of power exchanged in LC model have still a behavior similar to that of the beginning of oscillations because also in this time window the power dissipated at terminations is still negligible.
  • 10. Copyright 2012 Piero Belforte November 20th 2012 10 Lumped LC model with higher number of cells. A similar comparative analysis can be performed increasing the number of LC cells of the TL lumped model. Both a 100-cell and a 1000-cell models have been analyzed in SWAN mode. L and C values are obviously decreased by a factor 1/10 and 1/100 with respect the 10-cell situation in order to maintain the same equivalent Z0 and TD of the equivalent TL. To keep the delay error to a minimum the cell inductance is modeled using a serial adaptor instead of the standard link model. This model called also "stub" model is equivalent to the trapezoidal rule of integration of inductance equations. Fig. 12 LC cell using a Serial Adaptor stub model of the inductor equivalent to the trapezoidal rule of integration. The SERIAL ADAPTOR (AS0) is a SWAN/DWS specific element that places the net connected at its third node (port) in SERIES between the other two nodes of the adaptor. Even if this stub model requires two SWAN circuit elements (adaptor and inductor), it has the advantage of minimizing the delay error of "LINK" default model of the inductor, equivalent to a unit-delay (tstep) TL. This advantage can be particularly useful when several LC cells are connected in series in a CHAIN as happens for the Spice-like lumped model of TL.
  • 11. Copyright 2012 Piero Belforte November 20th 2012 11 Fig. 13 IV trajectories related to several implementations of the lumped model Transmission Line (SWAN).
  • 12. Copyright 2012 Piero Belforte November 20th 2012 12 As can be pointed out by the differences among the V-I plots of fig. 13, increasing the number of cascaded cells, the trajectories approach the ideal line RECTANGULAR shape, but from the 1,000 cell up no significant advantage is obtained if the number of cells is increased to 2,000 or even 4,000 cells using a simulation time step of 1ps. To achieve a better result a situation with 9,999 cascaded LC cells has been simulated with a time step of 10 femtoseconds (SWAN). Fig.14 Time domain and V-I plots related to a 9999-cells LC ladder network simulated with a time step of 10 femtoseconds.
  • 13. Copyright 2012 Piero Belforte November 20th 2012 13 This last circuit required the calculation of .5 Million points (Megasample/waveform) for a network containing about 30,000 elements (including series adaptors). As can be pointed out from the plots of Fig. 13, only in this situation a good agreement with TL distributed model is obtained at the expense of a huge simulation effort that only SWAN can afford with simulation times in the order of minutes. A residual rise time increase of about 500fs and some ringing still affect the output waveform with respect TL distributed model. Voltage pulse stimulus Similar comparative test can be carried out on TL models using a 500ps (1ps edges) Voltage pulse stimulus in place of step input previously shown. In this case the IV pattern of the exact SWAN model becomes a cross instead of a rectangle. The results are shown in the following fig.14.
  • 14. Copyright 2012 Piero Belforte November 20th 2012 14 Fig. 14 Comparative model tests using a 500ps Voltage pulse stimulus Spice models of TL Spice-derived simulators have several problems dealing with TL models. Being based on resolution of NA (Nodal Analysis) equations, these simulators assume no propagation of signals inside the circuit under analysis. Variable time step control adds further problems in dealing with fixed delays. To avoid these issues, very often TLs are approximated with LC networks leading to signal distortions typical of this Kind of models as previously pointed out. An example is shown in Fig. 15 where the voltage pulse stimulus (500ps width) is applied to a TL of 50 ohm impedance and 1ns delay on a commercial version of Spice (LT Spice)
  • 15. Copyright 2012 Piero Belforte November 20th 2012 15 Fig. 15 Results of LT Spice simulation of TL version of circuit of fig.14 (Yellow: Line input pulse, Violet: signal at the Line end ) In fig.15 the reflected pulses are affected by heavy progressive distortions typical of a lumped model. The pulse edges slow down progressively and overshoots/undershoots appear. Some simulators, like MicroCap, use more accurate TL models and can can work at fixed time steps, but the simulation times are order of magnitudes higher than those of SWAN/DWS. Even the simulation of lossless LC ladder networks are not so easy with Spice. To keep the error to a minimum a very short fixed time step (10fs- 1ps) should be used also in this case. A comparison between SWAN and MC10 simulation times are shown here: http://www.youtube.com/watch?v=pTMBnvUChog and here: http://www.youtube.com/watch?v=xJnA5ioAwb4 Even for this simple 10-cell test circuit the speedup factor of SWAN vs MC10 is in the order of 70-100 at same accuracy level (differences less than 1mV between the waveforms coming from the two simulators, fig.16). This speedup increases if the number of cascaded cells increases.
  • 16. Copyright 2012 Piero Belforte November 20th 2012 16 As shown previously SWAN can simulate a 9,999 cell LC network at 10fs time step in minutes on a standard PC. Fig. 16 Comparison of MC10 and SWAN/DWS simulations of a 10-LC cells ladder circuit Conclusions In this paper a new method for evaluating Transmission Line simulative models is presented. The effectiveness of this method, based on V-I plots, has been demonstrated comparing TL lumped and distributed models, both feasible with the SWAN/DWS simulator. Even if DWS has its maximum effectiveness with distributed (exact) models, its advantages over conventional NA circuit simulators are also impressive in case of lumped parameter models. For these last models speedup factors of at least 2 order of magnitudes have been observed with respect conventional tools working at the same accuracy level. Large cell number (up to 10K) models with femtosecond time step are out of reach of NA tools.