2
Most read
9
Most read
12
Most read
8086 MICROPROCESSOR
Lothe Savita A.
FEATURES OF 8086 MICROPROCESSOR:
 1. Intel 8086 was launched in 1978.
 2. It was the first 16-bit microprocessor.
 3. Major improvement over the execution
speed of 8085.
 4. It is available as 40-pin Dual-Inline-
Package (DIP).
 5. It is available in three versions:
 a. 8086 (5 MHz)
 b. 8086-2 (8 MHz)
 C. 8086-1 (10 MHz)
 6. It consists of 29,000 transistors.
8086Microprocessor
2
 Fig: Block diagram of 8086 microprocessor
8086Microprocessor
3
8086 CPU
 The 8086 CPU is divided into two independent
functional units:
 1. Bus Interface Unit (BIU)
 2. Execution Unit (EU)
8086Microprocessor
4
BUS INTERFACE UNIT (BIU)
 The function of BIU is to:
Fetch the instruction or data from memory.
Write the data to memory.
Write the data to the port.
Read data from the port.
8086Microprocessor
5
EXECUTION UNIT (EU)
 The functions of execution unit are:
To tell BIU where to fetch the instructions or
data from.
To decode the instructions.
To execute the instructions.
8086Microprocessor
6
INSTRUCTION QUEUE
 1. To increase the execution speed, BIU
fetches as many as six instruction bytes
ahead to time from memory.
 2. All six bytes are then held in first in first
out 6 byte register called instruction queue.
 3. Then all bytes have to be given to EU one
by one.
 4. This pre fetching operation of BIU may
be in parallel with execution operation of
EU, which improves the speed execution of the
instruction.
8086Microprocessor
7
GENERAL PURPOSE REGISTERS OF 8086
 These registers can be used as 8-bit registers
individually or can be used as 16-bit in pair to
have
 AX, {AH- AL}
 BX, {BH - BL}
 CX, {CH - CL}
 and DX {DH- DL}
8086Microprocessor
8
GENERAL PURPOSE REGISTERS OF 8086
 AX Register: accumulator register that
arithmetic operation like divided, rotate.
 BX Register: base register.
holds the starting base location of a memory
region within a data segment.
 CX Register: counter.
used in loop instruction to store loop
counter.
 4. DX Register: data DX register is used to
contain I/O port address for I/O instruction.
8086Microprocessor
9
SEGMENT REGISTERS:
8086Microprocessor
10
8086Microprocessor
11
SEGMENT REGISTERS
 Code Segment (CS): Segment of the memory,
where the executable program is stored.
 Data Segment (DS):
 Stack Segment (SS): memory used for the
stack.
 Extra Segment (ES): ES is additional data
segment that is used by some of the string
to hold the destination data.
8086Microprocessor
12
8086 FLAG REGISTER
8086Microprocessor
13
CONDITIONAL FLAGS
Conditional flags represent result of last arithmetic or logical
instruction executed. Conditional flags are as follows:
Carry Flag (CF): This flag indicates an overflow
condition for unsigned integer arithmetic.
It is also used in multiple-precision arithmetic.
Auxiliary Flag (AF): If an operation performed in
ALU generates a carry/barrow from lower nibble (i.e. D0
– D3) to upper nibble (i.e. D4 – D7), the AF flag is set i.e.
carry given by D3 bit to D4 is AF flag. This is not a general-
purpose flag, it is used internally by the processor to perform
Binary to BCD conversion.
8086Microprocessor
14
CONT….
Parity Flag (PF): This flag is used to
indicate the parity of result. If lower order 8-
bits of the result contains even number of 1’s, the
Parity Flag is set and for odd number of 1’s, the
Parity Flag is reset.
Zero Flag (ZF): It is set; if the result of
arithmetic or logical operation is zero else it
is reset.
Sign Flag (SF): In sign magnitude format
the sign of number is indicated by MSB bit. If
the result of operation is negative, sign flag is set.
8086Microprocessor
15
CONTROL FLAGS
Control flags are set or reset deliberately to control
the operations of the execution unit. Control flags
are as follows:
1. Trap Flag (TP):
a. It is used for single step control.
b. It allows user to execute one instruction of
a program at a time for debugging.
c. When trap flag is set, program can be run
in single step mode.
8086Microprocessor
16
CONT….
2. Interrupt Flag (IF):
a. It is an interrupt enable/disable flag.
b. If it is set, the maskable interrupt of
8086 is enabled and if it is reset, the
interrupt is disabled.
c. It can be set by executing instruction
sit and can be cleared by executing CLI
instruction.
8086Microprocessor
17
CONT…
3. Direction Flag (DF):
a. It is used in string operation.
b. If it is set, string bytes are accessed
from higher memory address to lower
memory address.
c. When it is reset, the string bytes are
accessed from lower memory address to
higher memory address.
8086Microprocessor
18
8086Microprocessor
19

More Related Content

PPTX
Architecture of 8085 microprocessor
PPT
Timing diagram 8085 microprocessor
PPTX
Addressing Modes Of 8086
PPT
8085-microprocessor
PPTX
Microprogrammed Control Unit
PPTX
8086 microprocessor-architecture
PPT
pin-diagram-details-of-8086-microprocessor
PPT
Semiconductor memory
Architecture of 8085 microprocessor
Timing diagram 8085 microprocessor
Addressing Modes Of 8086
8085-microprocessor
Microprogrammed Control Unit
8086 microprocessor-architecture
pin-diagram-details-of-8086-microprocessor
Semiconductor memory

What's hot (20)

PPTX
Pin diagram 8085
PPTX
SRAM DRAM
PDF
8259 Programmable Interrupt Controller
PPT
PPTX
3.programmable interrupt controller 8259
PDF
Unit II arm 7 Instruction Set
PPT
8254-timer.ppt
PPT
PPTX
4.programmable dma controller 8257
PPTX
Introduction to 8085 Microprocessor
PPT
Demultiplexing of buses of 8085 microprocessor
PPTX
8259 Interrupt Controller
PPT
8251 communication interface
PPTX
Internal architecture-of-8086
PPTX
8257 DMA Controller
PPTX
ARM- Programmer's Model
PPTX
Architecture of 80286 microprocessor
PPSX
Evolution Of Microprocessors
PDF
Memory interfacing of microprocessor 8085
PDF
Arm instruction set
Pin diagram 8085
SRAM DRAM
8259 Programmable Interrupt Controller
3.programmable interrupt controller 8259
Unit II arm 7 Instruction Set
8254-timer.ppt
4.programmable dma controller 8257
Introduction to 8085 Microprocessor
Demultiplexing of buses of 8085 microprocessor
8259 Interrupt Controller
8251 communication interface
Internal architecture-of-8086
8257 DMA Controller
ARM- Programmer's Model
Architecture of 80286 microprocessor
Evolution Of Microprocessors
Memory interfacing of microprocessor 8085
Arm instruction set
Ad

Similar to 8086 microprocessor (20)

PPSX
8086 microprocessor
PDF
Microprocessor module 4.pdfbabssbabanjxnsb
DOCX
Intel Microprocessors 8086 Documentation
PDF
microprocessor_part_3_compressed_1588259301.pdf
PDF
chapter 2 8086 architecture L11_2024.pdf
PDF
Architecture of 8086 pdf for engineering studnets
DOC
3 organization of intel 8086
PPTX
lec 2.pptx
PDF
1 MPMC_8086 Architecture READ CAREFULLY.pdf
PPTX
8086 PPt-2021.pptx
PPTX
Unit IV 8086 complete ppt, architecture and instruction set.pptx
PDF
Microprocessor 8085
PPTX
Presentation on 8086 microprocessor
PPT
8086_architecture MMC PPT.ppt
PPT
architecture memory interfacing
PPTX
LECTURE_2 Architecture of 8086 Microprocokessor.pptx
PDF
unit-2-co-all-ppt_2-umbers – Integer/floating point
PDF
8085_microprocessor_all_universities_syllabus
8086 microprocessor
Microprocessor module 4.pdfbabssbabanjxnsb
Intel Microprocessors 8086 Documentation
microprocessor_part_3_compressed_1588259301.pdf
chapter 2 8086 architecture L11_2024.pdf
Architecture of 8086 pdf for engineering studnets
3 organization of intel 8086
lec 2.pptx
1 MPMC_8086 Architecture READ CAREFULLY.pdf
8086 PPt-2021.pptx
Unit IV 8086 complete ppt, architecture and instruction set.pptx
Microprocessor 8085
Presentation on 8086 microprocessor
8086_architecture MMC PPT.ppt
architecture memory interfacing
LECTURE_2 Architecture of 8086 Microprocokessor.pptx
unit-2-co-all-ppt_2-umbers – Integer/floating point
8085_microprocessor_all_universities_syllabus
Ad

More from savitamhaske (8)

PPTX
Introduction html
PPTX
Specialized estimation tech
PPTX
Tables
PDF
Operators in c programming
PDF
Introduction to toc and compiler
PPSX
Function in c
PDF
Decision control and iterative statements
PDF
Programming in C- Introduction
Introduction html
Specialized estimation tech
Tables
Operators in c programming
Introduction to toc and compiler
Function in c
Decision control and iterative statements
Programming in C- Introduction

Recently uploaded (20)

PPTX
Amdahl’s law is explained in the above power point presentations
PDF
Design Guidelines and solutions for Plastics parts
PDF
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
PDF
August -2025_Top10 Read_Articles_ijait.pdf
PPTX
Feature types and data preprocessing steps
PPTX
Fundamentals of Mechanical Engineering.pptx
PDF
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PDF
August 2025 - Top 10 Read Articles in Network Security & Its Applications
PPT
INTRODUCTION -Data Warehousing and Mining-M.Tech- VTU.ppt
PDF
Improvement effect of pyrolyzed agro-food biochar on the properties of.pdf
PDF
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
PPTX
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
PDF
Visual Aids for Exploratory Data Analysis.pdf
PPTX
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
PDF
III.4.1.2_The_Space_Environment.p pdffdf
PDF
Categorization of Factors Affecting Classification Algorithms Selection
PPTX
CyberSecurity Mobile and Wireless Devices
PDF
Artificial Superintelligence (ASI) Alliance Vision Paper.pdf
PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
Amdahl’s law is explained in the above power point presentations
Design Guidelines and solutions for Plastics parts
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
August -2025_Top10 Read_Articles_ijait.pdf
Feature types and data preprocessing steps
Fundamentals of Mechanical Engineering.pptx
BIO-INSPIRED ARCHITECTURE FOR PARSIMONIOUS CONVERSATIONAL INTELLIGENCE : THE ...
Fundamentals of safety and accident prevention -final (1).pptx
August 2025 - Top 10 Read Articles in Network Security & Its Applications
INTRODUCTION -Data Warehousing and Mining-M.Tech- VTU.ppt
Improvement effect of pyrolyzed agro-food biochar on the properties of.pdf
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
Visual Aids for Exploratory Data Analysis.pdf
CURRICULAM DESIGN engineering FOR CSE 2025.pptx
III.4.1.2_The_Space_Environment.p pdffdf
Categorization of Factors Affecting Classification Algorithms Selection
CyberSecurity Mobile and Wireless Devices
Artificial Superintelligence (ASI) Alliance Vision Paper.pdf
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems

8086 microprocessor

  • 2. FEATURES OF 8086 MICROPROCESSOR:  1. Intel 8086 was launched in 1978.  2. It was the first 16-bit microprocessor.  3. Major improvement over the execution speed of 8085.  4. It is available as 40-pin Dual-Inline- Package (DIP).  5. It is available in three versions:  a. 8086 (5 MHz)  b. 8086-2 (8 MHz)  C. 8086-1 (10 MHz)  6. It consists of 29,000 transistors. 8086Microprocessor 2
  • 3.  Fig: Block diagram of 8086 microprocessor 8086Microprocessor 3
  • 4. 8086 CPU  The 8086 CPU is divided into two independent functional units:  1. Bus Interface Unit (BIU)  2. Execution Unit (EU) 8086Microprocessor 4
  • 5. BUS INTERFACE UNIT (BIU)  The function of BIU is to: Fetch the instruction or data from memory. Write the data to memory. Write the data to the port. Read data from the port. 8086Microprocessor 5
  • 6. EXECUTION UNIT (EU)  The functions of execution unit are: To tell BIU where to fetch the instructions or data from. To decode the instructions. To execute the instructions. 8086Microprocessor 6
  • 7. INSTRUCTION QUEUE  1. To increase the execution speed, BIU fetches as many as six instruction bytes ahead to time from memory.  2. All six bytes are then held in first in first out 6 byte register called instruction queue.  3. Then all bytes have to be given to EU one by one.  4. This pre fetching operation of BIU may be in parallel with execution operation of EU, which improves the speed execution of the instruction. 8086Microprocessor 7
  • 8. GENERAL PURPOSE REGISTERS OF 8086  These registers can be used as 8-bit registers individually or can be used as 16-bit in pair to have  AX, {AH- AL}  BX, {BH - BL}  CX, {CH - CL}  and DX {DH- DL} 8086Microprocessor 8
  • 9. GENERAL PURPOSE REGISTERS OF 8086  AX Register: accumulator register that arithmetic operation like divided, rotate.  BX Register: base register. holds the starting base location of a memory region within a data segment.  CX Register: counter. used in loop instruction to store loop counter.  4. DX Register: data DX register is used to contain I/O port address for I/O instruction. 8086Microprocessor 9
  • 12. SEGMENT REGISTERS  Code Segment (CS): Segment of the memory, where the executable program is stored.  Data Segment (DS):  Stack Segment (SS): memory used for the stack.  Extra Segment (ES): ES is additional data segment that is used by some of the string to hold the destination data. 8086Microprocessor 12
  • 14. CONDITIONAL FLAGS Conditional flags represent result of last arithmetic or logical instruction executed. Conditional flags are as follows: Carry Flag (CF): This flag indicates an overflow condition for unsigned integer arithmetic. It is also used in multiple-precision arithmetic. Auxiliary Flag (AF): If an operation performed in ALU generates a carry/barrow from lower nibble (i.e. D0 – D3) to upper nibble (i.e. D4 – D7), the AF flag is set i.e. carry given by D3 bit to D4 is AF flag. This is not a general- purpose flag, it is used internally by the processor to perform Binary to BCD conversion. 8086Microprocessor 14
  • 15. CONT…. Parity Flag (PF): This flag is used to indicate the parity of result. If lower order 8- bits of the result contains even number of 1’s, the Parity Flag is set and for odd number of 1’s, the Parity Flag is reset. Zero Flag (ZF): It is set; if the result of arithmetic or logical operation is zero else it is reset. Sign Flag (SF): In sign magnitude format the sign of number is indicated by MSB bit. If the result of operation is negative, sign flag is set. 8086Microprocessor 15
  • 16. CONTROL FLAGS Control flags are set or reset deliberately to control the operations of the execution unit. Control flags are as follows: 1. Trap Flag (TP): a. It is used for single step control. b. It allows user to execute one instruction of a program at a time for debugging. c. When trap flag is set, program can be run in single step mode. 8086Microprocessor 16
  • 17. CONT…. 2. Interrupt Flag (IF): a. It is an interrupt enable/disable flag. b. If it is set, the maskable interrupt of 8086 is enabled and if it is reset, the interrupt is disabled. c. It can be set by executing instruction sit and can be cleared by executing CLI instruction. 8086Microprocessor 17
  • 18. CONT… 3. Direction Flag (DF): a. It is used in string operation. b. If it is set, string bytes are accessed from higher memory address to lower memory address. c. When it is reset, the string bytes are accessed from lower memory address to higher memory address. 8086Microprocessor 18