BCD Adder
UNIT-2
Mohammad Asif Iqbal
Assistant Professor,
Deptt of ECE,
JETGI, Barabanki
BCD ADDER
BCD Adder. Lest design…
A1 A2 A3 A4 B1 B2 B3 B4
0 0 0 0 0 0 0 0
1 1 1 1 1 1 1 1
512
COMBINATIONS
IS IT NOT VERY
TEDIOUS???
BCD Adder
So before heading towards the new approach, lest again discuss the HIGHEST possible
number in addition of two 4-bit BCD
HIGHEST NUBER USING 4-BIT BCD- 9
HIGHEST NUBER USING 4-BIT BCD- 9
DON’T FORGET TO INCLUDE THE CARRY OF PREVIOUS STAGE-1
19
Bcd adder (sum up to 9)
Number C S3 S2 S1 S0
0 0 0 0 0 0
1 0 0 0 0 1
2 0 0 0 1 0
3 0 0 0 1 1
4 0 0 1 0 0
5 0 0 1 0 1
6 0 0 1 1 0
7 0 0 1 1 1
8 0 1 0 0 0
9 0 1 0 0 1
Bcd adder (sum is 10 to 19)
Number C S3 S2 S1 S0
10 1 0 0 0 0
11 1 0 0 0 1
12 1 0 0 1 0
13 1 0 0 1 1
14 1 0 1 0 0
15 1 0 1 0 1
16 1 0 1 1 0
17 1 0 1 1 1
18 1 1 0 0 0
19 1 1 0 0 1
Bcd adder (sum is 10 to 19)
BCD adder sum Binary sum
Number
C S3 S2 S1 S0
10 1 0 0 0 0
11 1 0 0 0 1
12 1 0 0 1 0
13 1 0 0 1 1
14 1 0 1 0 0
15 1 0 1 0 1
16 1 0 1 1 0
17 1 0 1 1 1
18 1 1 0 0 0
19 1 1 0 0 1
K s3 s2 s1 s0
0 1 0 1 0
0 1 0 1 1
0 1 1 0 0
0 1 1 0 1
0 1 1 1 0
0 1 1 1 1
1 0 0 0 0
1 0 0 0 1
1 0 0 1 0
1 0 0 1 1
When is the result>9
Binary sum
Number K S3 S2 S1 S0
10 0 1 0 1 0
11 0 1 0 1 1
12 0 1 1 0 0
13 0 1 1 0 1
14 0 1 1 1 0
15 0 1 1 1 1
16 1 0 0 0 0
17 1 0 0 0 1
18 1 0 0 1 0
19 1 0 0 1 1
C = K +
When is the result>9
Binary sum
Number K S3 S2 S1 S0
10 0 1 0 1 0
11 0 1 0 1 1
12 0 1 1 0 0
13 0 1 1 0 1
14 0 1 1 1 0
15 0 1 1 1 1
16 1 0 0 0 0
17 1 0 0 0 1
18 1 0 0 1 0
19 1 0 0 1 1
C = K + S3*S2+
When is the result>9
Binary sum
Number
K S3 S2 S1 S0
10 0 1 0 1 0
11 0 1 0 1 1
12 0 1 1 0 0
13 0 1 1 0 1
14 0 1 1 1 0
15 0 1 1 1 1
16 1 0 0 0 0
17 1 0 0 0 1
18 1 0 0 1 0
19 1 0 0 1 1
C = K + S3*S2+
S3*S1
0 0 1 1
0 1 0 1
0 1 0 0 0
0
00
1 0 0 0
0 0 0 0
Inputs:[A]=0101, [B]= 0011, Co=0
1 0 0 0
1
THANK YOU!

More Related Content

PPTX
Binary arithmetic
PDF
Code conversion using verilog code VHDL
PPTX
Binary parallel adder
PPT
Booth Multiplier
PPTX
Restoring and Non-Restoring division algo for CSE
PPTX
Presentation bcd adder
PPTX
Design half ,full Adder and Subtractor
Binary arithmetic
Code conversion using verilog code VHDL
Binary parallel adder
Booth Multiplier
Restoring and Non-Restoring division algo for CSE
Presentation bcd adder
Design half ,full Adder and Subtractor

What's hot (20)

PPT
Binary code decimal Adder
PPTX
Encoders and decoders
PPTX
Latches and flip flop
PPTX
Code conversion
PPT
encoder and decoder in digital electronics
PPTX
latches
PDF
Chapter 4 flip flop for students
PPTX
Introduction to Counters
PPTX
Combinational circuit
PPT
boolean algrebra and logic gates in short
PPTX
BCD Adder
PPTX
Code conversions.pptx415.pptx
PDF
Decimal adder
PDF
Encoder & Decoder
PPT
Computer Oragnization Flipflops
PPTX
Decoder Full Presentation
PPTX
Decoders-Digital Electronics
PPT
Chapter 03 cyclic codes
PPTX
Binary division restoration and non restoration algorithm
PPTX
Presentation on Flip Flop
Binary code decimal Adder
Encoders and decoders
Latches and flip flop
Code conversion
encoder and decoder in digital electronics
latches
Chapter 4 flip flop for students
Introduction to Counters
Combinational circuit
boolean algrebra and logic gates in short
BCD Adder
Code conversions.pptx415.pptx
Decimal adder
Encoder & Decoder
Computer Oragnization Flipflops
Decoder Full Presentation
Decoders-Digital Electronics
Chapter 03 cyclic codes
Binary division restoration and non restoration algorithm
Presentation on Flip Flop
Ad

Similar to Bcd adder (20)

PPT
Tirgul7
PPT
Presentation on bcd adder
PPT
Chapter 4 combinational_logic
PPTX
Chapter 5: Cominational Logic with MSI and LSI
PDF
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
PPTX
Unit 2.pptx
PPTX
Lecture-5b - BCD Adder and Carry Propagation, Comparator (2).pptx
PPTX
Digital logic design BCD Adder Circuits with 9's complement.pptx
PPTX
COMBINATIONAL CIRCUITS
PPTX
Lecture-5a - Half and Full Adxcccder.pptx
PPT
Digital fundamendals r001a
PDF
Q044067780
PPTX
Coding Schemes related dld lecture it is dld
PPTX
BCD ADDER - Combinational Circuits of Digital Circuits Design
PDF
Design of QSD Number System Addition using Delayed Addition Technique
PDF
Design of QSD Number System Addition using Delayed Addition Technique
PPTX
Mod-2.pptx
DOCX
This file is intended to be loaded by Logisim (httpwww.cburc.docx
PDF
Design of high speed area optimized binary coded
PPTX
Module 2 (1).pptx
Tirgul7
Presentation on bcd adder
Chapter 4 combinational_logic
Chapter 5: Cominational Logic with MSI and LSI
Lecture5 Chapter4- Design Decimal Adder and Binary Multiplier Circuits.pdf
Unit 2.pptx
Lecture-5b - BCD Adder and Carry Propagation, Comparator (2).pptx
Digital logic design BCD Adder Circuits with 9's complement.pptx
COMBINATIONAL CIRCUITS
Lecture-5a - Half and Full Adxcccder.pptx
Digital fundamendals r001a
Q044067780
Coding Schemes related dld lecture it is dld
BCD ADDER - Combinational Circuits of Digital Circuits Design
Design of QSD Number System Addition using Delayed Addition Technique
Design of QSD Number System Addition using Delayed Addition Technique
Mod-2.pptx
This file is intended to be loaded by Logisim (httpwww.cburc.docx
Design of high speed area optimized binary coded
Module 2 (1).pptx
Ad

More from Asif Iqbal (20)

PPTX
IOT WITH NODEMCU13231244425435465645.pptx
PPT
RaspberryPI PPT WITH ALL THE DETAILS OF PROGRAMMING
PPTX
first day presentation related to iot.pptx
PDF
5415Microprocessor-Lecture-11.pdf
PPT
11815939.ppt
PPTX
Chandrayaan 3.pptx
PPTX
Memory unit 6
PPTX
instruction
PPTX
OPTICAL COMMUNICATION Unit 5
PPTX
OPTICAL COMMUNICATION Unit 4
PPTX
optical communication Unit 3
PPTX
OPTICAL COMMUNICATION Unit 2
PPTX
OPTICAL FIBER COMMUNICATION UNIT-1
PPTX
Synchronous Sequential Logic Unit 4
PPTX
Combinational Logic Unit 2
PPTX
Unit-1 Digital Design and Binary Numbers:
PPTX
voltage regulater
PPTX
special diode
PPTX
oscillator unit 3
PPTX
Nunit 2 feedback
IOT WITH NODEMCU13231244425435465645.pptx
RaspberryPI PPT WITH ALL THE DETAILS OF PROGRAMMING
first day presentation related to iot.pptx
5415Microprocessor-Lecture-11.pdf
11815939.ppt
Chandrayaan 3.pptx
Memory unit 6
instruction
OPTICAL COMMUNICATION Unit 5
OPTICAL COMMUNICATION Unit 4
optical communication Unit 3
OPTICAL COMMUNICATION Unit 2
OPTICAL FIBER COMMUNICATION UNIT-1
Synchronous Sequential Logic Unit 4
Combinational Logic Unit 2
Unit-1 Digital Design and Binary Numbers:
voltage regulater
special diode
oscillator unit 3
Nunit 2 feedback

Recently uploaded (20)

PPTX
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
PDF
737-MAX_SRG.pdf student reference guides
PDF
distributed database system" (DDBS) is often used to refer to both the distri...
PPTX
Feature types and data preprocessing steps
PPTX
Sorting and Hashing in Data Structures with Algorithms, Techniques, Implement...
PDF
Abrasive, erosive and cavitation wear.pdf
PPTX
Chemical Technological Processes, Feasibility Study and Chemical Process Indu...
PDF
Categorization of Factors Affecting Classification Algorithms Selection
PPTX
communication and presentation skills 01
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PDF
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
PDF
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
PPTX
tack Data Structure with Array and Linked List Implementation, Push and Pop O...
PDF
A SYSTEMATIC REVIEW OF APPLICATIONS IN FRAUD DETECTION
PPTX
Fundamentals of Mechanical Engineering.pptx
PPTX
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
PDF
22EC502-MICROCONTROLLER AND INTERFACING-8051 MICROCONTROLLER.pdf
PDF
Improvement effect of pyrolyzed agro-food biochar on the properties of.pdf
PDF
Design Guidelines and solutions for Plastics parts
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
737-MAX_SRG.pdf student reference guides
distributed database system" (DDBS) is often used to refer to both the distri...
Feature types and data preprocessing steps
Sorting and Hashing in Data Structures with Algorithms, Techniques, Implement...
Abrasive, erosive and cavitation wear.pdf
Chemical Technological Processes, Feasibility Study and Chemical Process Indu...
Categorization of Factors Affecting Classification Algorithms Selection
communication and presentation skills 01
Fundamentals of safety and accident prevention -final (1).pptx
EXPLORING LEARNING ENGAGEMENT FACTORS INFLUENCING BEHAVIORAL, COGNITIVE, AND ...
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
tack Data Structure with Array and Linked List Implementation, Push and Pop O...
A SYSTEMATIC REVIEW OF APPLICATIONS IN FRAUD DETECTION
Fundamentals of Mechanical Engineering.pptx
6ME3A-Unit-II-Sensors and Actuators_Handouts.pptx
22EC502-MICROCONTROLLER AND INTERFACING-8051 MICROCONTROLLER.pdf
Improvement effect of pyrolyzed agro-food biochar on the properties of.pdf
Design Guidelines and solutions for Plastics parts

Bcd adder

  • 1. BCD Adder UNIT-2 Mohammad Asif Iqbal Assistant Professor, Deptt of ECE, JETGI, Barabanki
  • 3. BCD Adder. Lest design… A1 A2 A3 A4 B1 B2 B3 B4 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 512 COMBINATIONS IS IT NOT VERY TEDIOUS???
  • 4. BCD Adder So before heading towards the new approach, lest again discuss the HIGHEST possible number in addition of two 4-bit BCD HIGHEST NUBER USING 4-BIT BCD- 9 HIGHEST NUBER USING 4-BIT BCD- 9 DON’T FORGET TO INCLUDE THE CARRY OF PREVIOUS STAGE-1 19
  • 5. Bcd adder (sum up to 9) Number C S3 S2 S1 S0 0 0 0 0 0 0 1 0 0 0 0 1 2 0 0 0 1 0 3 0 0 0 1 1 4 0 0 1 0 0 5 0 0 1 0 1 6 0 0 1 1 0 7 0 0 1 1 1 8 0 1 0 0 0 9 0 1 0 0 1
  • 6. Bcd adder (sum is 10 to 19) Number C S3 S2 S1 S0 10 1 0 0 0 0 11 1 0 0 0 1 12 1 0 0 1 0 13 1 0 0 1 1 14 1 0 1 0 0 15 1 0 1 0 1 16 1 0 1 1 0 17 1 0 1 1 1 18 1 1 0 0 0 19 1 1 0 0 1
  • 7. Bcd adder (sum is 10 to 19) BCD adder sum Binary sum Number C S3 S2 S1 S0 10 1 0 0 0 0 11 1 0 0 0 1 12 1 0 0 1 0 13 1 0 0 1 1 14 1 0 1 0 0 15 1 0 1 0 1 16 1 0 1 1 0 17 1 0 1 1 1 18 1 1 0 0 0 19 1 1 0 0 1 K s3 s2 s1 s0 0 1 0 1 0 0 1 0 1 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 0 0 1 1 1 1 1 0 0 0 0 1 0 0 0 1 1 0 0 1 0 1 0 0 1 1
  • 8. When is the result>9 Binary sum Number K S3 S2 S1 S0 10 0 1 0 1 0 11 0 1 0 1 1 12 0 1 1 0 0 13 0 1 1 0 1 14 0 1 1 1 0 15 0 1 1 1 1 16 1 0 0 0 0 17 1 0 0 0 1 18 1 0 0 1 0 19 1 0 0 1 1 C = K +
  • 9. When is the result>9 Binary sum Number K S3 S2 S1 S0 10 0 1 0 1 0 11 0 1 0 1 1 12 0 1 1 0 0 13 0 1 1 0 1 14 0 1 1 1 0 15 0 1 1 1 1 16 1 0 0 0 0 17 1 0 0 0 1 18 1 0 0 1 0 19 1 0 0 1 1 C = K + S3*S2+
  • 10. When is the result>9 Binary sum Number K S3 S2 S1 S0 10 0 1 0 1 0 11 0 1 0 1 1 12 0 1 1 0 0 13 0 1 1 0 1 14 0 1 1 1 0 15 0 1 1 1 1 16 1 0 0 0 0 17 1 0 0 0 1 18 1 0 0 1 0 19 1 0 0 1 1 C = K + S3*S2+ S3*S1
  • 11. 0 0 1 1 0 1 0 1 0 1 0 0 0 0 00 1 0 0 0 0 0 0 0 Inputs:[A]=0101, [B]= 0011, Co=0 1 0 0 0 1