SlideShare a Scribd company logo
Digital Logic & Design
Lecture 05
Recap
• Octal Number System
• Alternate Representations
– Excess Code
– BCD Code
– Gray Code
• Alphanumeric Code (ASCII)
• Error Detection using Parity Bit
Logic Gates
• Basic Building Blocks
• Logic Gate Symbol
• Unique function
• Truth or Function Table
• Function Expression
• Timing Diagram
AND Gate
• 1 output
• 2 inputs
• 3 inputs
• 4 inputs
• Multiple inputs
AND Gate function
• Logical Multiplication function
Input Output
A B F
0 0 0
0 1 0
1 0 0
1 1 1
BAF •=
NCBAF ••••= ....
AND Gate Timing Diagram
AND Gate function
BAF •=
AND Gate Timing Diagram
BAF •=
OR Gate
• 1 output
• 2 inputs
• 3 inputs
• 4 inputs
• Multiple inputs
OR Gate function
• Boolean Add function
Input Output
A B F
0 0 0
0 1 1
1 0 1
1 1 1
BAF +=
NCBAF ++++= ..
OR Gate Timing Diagram
NOT Gate
• 1 input
• 1 output
NOT Gate function
• Invert function
Input Output
A F
0 1
1 0
AF =
NOT Gate Timing Diagram
AND Gate Applications
• Enable/Disable Device
– Counter counts when it receives pulses
OR Gate Applications
• Car door open alarm
NOT Gate Applications
• 1’s Complement
Alternate Representations
NAND Gate
• 1 output
• 2 inputs
• 3 inputs
• 4 inputs
• Multiple inputs
NAND Gate function
• NOT-AND function
Input Output
A B F
0 0 1
0 1 1
1 0 1
1 1 0
BAF •=
NCBAF ••••= ....
NAND Gate Timing Diagram
t0
t4
t5
t6
t1
t2
t3
A
B
F
NAND Universal Gate
Input Output
A B F
0 0 1
0 1 1
1 0 1
1 1 0
NAND Universal Gate
Input Output Output
A B F1 F
0 0 1 0
0 1 1 0
1 0 1 0
1 1 0 1
NAND Universal Gate
Input Output
A B F
0 0 0
0 1 1
1 0 1
1 1 1
NOR Gate
• 1 output
• 2 inputs
• 3 inputs
• 4 inputs
• Multiple inputs
NOR Gate function
• NOT-OR function
Input Output
A B F
0 0 1
0 1 0
1 0 0
1 1 0
BAF +=
NCBAF ++++= ....
NOR Gate Timing Diagram

More Related Content

PDF
UVM Methodology Tutorial
PPTX
Verilog HDL
PPT
Verilog tutorial
PPTX
Encoders and decoders
PPTX
Encoder and decoder
PPT
Introduction to VHDL - Part 1
PPTX
Verilog presentation final
PPTX
Latches and flip flops
UVM Methodology Tutorial
Verilog HDL
Verilog tutorial
Encoders and decoders
Encoder and decoder
Introduction to VHDL - Part 1
Verilog presentation final
Latches and flip flops

What's hot (20)

PPTX
NAND and NOR implementation and Other two level implementation
PPTX
latches
PPT
Counters
PPTX
VERILOG HDL :: Blocking & NON- Blocking assignments
PDF
Fsm sequence detector
PPTX
D and T Flip Flop
PPTX
Latches & flip flop
PPTX
Verilog
PPT
Logic gates presentation
PPT
Digital Logic Design
PDF
Delays in verilog
PPTX
Sequential circuits
PPTX
Verilog TASKS & FUNCTIONS
PPTX
K - Map
PPTX
Chapter 1 Introduction to Digital Logic
PPTX
D flip flop in Digital electronics
DOCX
Atmega 16 drdo report
PPTX
AMBA BUS.pptx
PDF
verilog code for logic gates
PPTX
Finite State Machine.ppt.pptx
NAND and NOR implementation and Other two level implementation
latches
Counters
VERILOG HDL :: Blocking & NON- Blocking assignments
Fsm sequence detector
D and T Flip Flop
Latches & flip flop
Verilog
Logic gates presentation
Digital Logic Design
Delays in verilog
Sequential circuits
Verilog TASKS & FUNCTIONS
K - Map
Chapter 1 Introduction to Digital Logic
D flip flop in Digital electronics
Atmega 16 drdo report
AMBA BUS.pptx
verilog code for logic gates
Finite State Machine.ppt.pptx
Ad

Viewers also liked (15)

PPT
DLD Practical Lab Work
PPTX
Parallel adders
PPTX
dld 01-introduction
PPT
Digital logic design part1
PDF
Digital Creative Design course - UX Module day 01 (EDIT interactive design an...
PDF
Digital System Design Basics
PPTX
PPTX
DLD Presentation By Team Reboot,Rafin Rayan,EUB
PPTX
DLD Summer Workshop Big Data
PPT
Bangladesh ic-design-program-rev4-1 bd
PPT
Digital Logic & Design (DLD) presentation
PPT
digital logic design number system
PPTX
Computer arithmetic
DLD Practical Lab Work
Parallel adders
dld 01-introduction
Digital logic design part1
Digital Creative Design course - UX Module day 01 (EDIT interactive design an...
Digital System Design Basics
DLD Presentation By Team Reboot,Rafin Rayan,EUB
DLD Summer Workshop Big Data
Bangladesh ic-design-program-rev4-1 bd
Digital Logic & Design (DLD) presentation
digital logic design number system
Computer arithmetic
Ad

Similar to Digital logic design DLD Logic gates (20)

PPT
Digital logic design lecture 04
PPTX
DLD-W3-L2.pptx
PPTX
Logic gate
PPTX
Logic Gates
PDF
Bt0064 logic design1
PDF
BASIC LOGIC GATES.pdf
PDF
12.Digital Logic.pdf
PPTX
Digital Electronics Fundamentals
PPT
lab1_basic logic gates.ppt
PPT
Digital Logic & Design
PPTX
Chapter_One.pptx of computer organization and
PDF
PLC Logic Circuits
PDF
Logic gates and Boolean.pdf
PDF
Number System & Logic Gate
PPT
Chap 3
PPT
Digital logic
PPTX
Electronics: Logic Gates
DOCX
Basic gates and functions
PPTX
Logic gates and logic circuits
Digital logic design lecture 04
DLD-W3-L2.pptx
Logic gate
Logic Gates
Bt0064 logic design1
BASIC LOGIC GATES.pdf
12.Digital Logic.pdf
Digital Electronics Fundamentals
lab1_basic logic gates.ppt
Digital Logic & Design
Chapter_One.pptx of computer organization and
PLC Logic Circuits
Logic gates and Boolean.pdf
Number System & Logic Gate
Chap 3
Digital logic
Electronics: Logic Gates
Basic gates and functions
Logic gates and logic circuits

More from Salman Khan (9)

PPTX
Jazz 3g 4g packages info
PPTX
HTML CSS web engineering slides topics
PPTX
What is Life English presentation
PPTX
Prayer benefits in islam
PPTX
Homemade facial steps tips
PPTX
English presentation what is communication using motivation in communication
PPTX
Garlic benefits in details vegatables
PPTX
weight lose in Urdu Tips Remedies
PPTX
Urdu Funny Poetry
Jazz 3g 4g packages info
HTML CSS web engineering slides topics
What is Life English presentation
Prayer benefits in islam
Homemade facial steps tips
English presentation what is communication using motivation in communication
Garlic benefits in details vegatables
weight lose in Urdu Tips Remedies
Urdu Funny Poetry

Recently uploaded (20)

PDF
Complications of Minimal Access Surgery at WLH
PPTX
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
PDF
TR - Agricultural Crops Production NC III.pdf
PDF
VCE English Exam - Section C Student Revision Booklet
PDF
2.FourierTransform-ShortQuestionswithAnswers.pdf
PPTX
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
PDF
Pre independence Education in Inndia.pdf
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PDF
Anesthesia in Laparoscopic Surgery in India
PPTX
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
PPTX
GDM (1) (1).pptx small presentation for students
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PDF
Computing-Curriculum for Schools in Ghana
PPTX
Lesson notes of climatology university.
PDF
01-Introduction-to-Information-Management.pdf
PPTX
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
PPTX
master seminar digital applications in india
PPTX
Cell Types and Its function , kingdom of life
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
Complications of Minimal Access Surgery at WLH
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
TR - Agricultural Crops Production NC III.pdf
VCE English Exam - Section C Student Revision Booklet
2.FourierTransform-ShortQuestionswithAnswers.pdf
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
Pre independence Education in Inndia.pdf
Supply Chain Operations Speaking Notes -ICLT Program
Anesthesia in Laparoscopic Surgery in India
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
GDM (1) (1).pptx small presentation for students
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
Computing-Curriculum for Schools in Ghana
Lesson notes of climatology university.
01-Introduction-to-Information-Management.pdf
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
master seminar digital applications in india
Cell Types and Its function , kingdom of life
Final Presentation General Medicine 03-08-2024.pptx
Pharmacology of Heart Failure /Pharmacotherapy of CHF

Digital logic design DLD Logic gates

Editor's Notes

  • #2: Asalam O Aleikum students. I am Waseem Ikram. This is the fifth lecture in a series of 45 lectures on Digital Logic Design.