2
Most read
3
Most read
Allied Medical Science
Department of Medical Equipment Technology
MEDICAL ELECTRONICS (2)
[ FPGA Vs ASIC Differences between Them and Which One to Use ]
Name / Mohamed Morsy Elsaied (51015312)
Supervised By / Dr. Eslam Al Saba
Eng . Karim Hafez
Eng . Omnia Elshakra
Eng . Sherine Shawky
***********
FPGA Vs ASIC Differences between Them
 FPGA vs ASIC
I. Speed
ASIC rules out FPGA in terms of speed. As ASIC are designed for a
specific application they can be optimized to maximum, hence we can
have high speed in ASIC designs. ASIC can have hight speed clocks.
II. Cost
FPGAs are cost effective for small applications. But when it comes to
complex and large volume designs (like 32-bit processors) ASIC
products are cheaper.
III. Size/Area
FPGA are contains lots of LUTs, and routing channels which are
connected via bit streams (program). As they are made for general
purpose and because of re-usability. They are in-general larger
designs than corresponding ASIC design. For example, LUT gives you
both registered and non-register output, but if we require only non-
registered output, then its a waste of having a extra circuitry. In this
way ASIC will be smaller in size.
IV. Power
FPGA designs consume more power than ASIC designs. As explained
above the unwantedcircuitry results wastage of power. FPGA wont
allow us to have better power optimization. When it comes to ASIC
designs we can optimize them to the fullest.
V. Time to Market
FPGA designs will till less time, as the design cycle is small when
compared to that of ASIC designs. No need of layouts, masks or other
back-end processes. Its very simple: Specifications -- HDL +
simulations -- Synthesis -- Place and Route (along with static-
analysis) -- Dump code onto FPGA and Verify. When it comes to
ASIC we have to do floor planning and also advanced verification.
The FPGA design flow eliminates the complex and time-consuming
floor planning, place and route, timing analysis, and mask / re-spin
stages of the project since the design logic is already synthesizedto be
placed onto an already verified, characterized FPGA device.
Which One to Use
 I use FPGA

More Related Content

PPTX
Asic vs fpga
PPTX
Implementation of secure rfid on fpga
PDF
ASIC vs SOC vs FPGA
PPT
Asic design lect1 2 august 28 2012
PPTX
ASIC DESIGN FLOW
PDF
Fpga asic technologies_flow
PPTX
Asic vs fpga
Implementation of secure rfid on fpga
ASIC vs SOC vs FPGA
Asic design lect1 2 august 28 2012
ASIC DESIGN FLOW
Fpga asic technologies_flow

What's hot (20)

PDF
ScilabTEC 2015 - Xilinx
PPTX
Ppt quick logic
PPTX
PDF
Why fpga
PPTX
ASIC Design Flow
PDF
Michael john sebastian smith application-specific integrated circuits-addison...
PPT
Ip core -iausdj.ac.ir
PDF
Making of an Application Specific Integrated Circuit
PPT
FPGA Intro
PDF
FPGA_Overview_Ibr_2014
PPTX
Implementation of Soft-core Processor on FPGA
PPTX
Programable logic devices (1)
PDF
Design and Testing Challenges for Chiplet Based Design: Assembly and Test View
PDF
Chiplets in Data Centers
PDF
Swindon the making of an asic
PPTX
Complete ASIC design flow - VLSI UNIVERSE
PPT
PDF
ASIC Design and Implementation
ScilabTEC 2015 - Xilinx
Ppt quick logic
Why fpga
ASIC Design Flow
Michael john sebastian smith application-specific integrated circuits-addison...
Ip core -iausdj.ac.ir
Making of an Application Specific Integrated Circuit
FPGA Intro
FPGA_Overview_Ibr_2014
Implementation of Soft-core Processor on FPGA
Programable logic devices (1)
Design and Testing Challenges for Chiplet Based Design: Assembly and Test View
Chiplets in Data Centers
Swindon the making of an asic
Complete ASIC design flow - VLSI UNIVERSE
ASIC Design and Implementation
Ad

Similar to Fpga vs asic (20)

PPT
ASIC VS FPGA.ppt
PDF
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
PDF
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
PDF
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
PPTX
Introduction to EDA Tools
PPTX
module 1-2 - Design Methods, parameters and examples.pptx
DOCX
PPTX
Field-programmable gate array
PPTX
FPGAPpr_final
PDF
FPGAs – CHRONOLOGICAL DEVELOPMENTS AND CHALLENGES
PPTX
Specialized parallel computing
PPT
MTech VLSI Unit-4.ppt details shared here
PPTX
Kaisemi - Automated FPGA to ASIC
PPTX
KaiSemi - FPGA to ASIC Conversions
PPTX
FPGA Design for Embedded Systems BY Embedded Hash
PPT
Synopsys User Group Presentation
DOCX
Fpga based motor controller
PPT
Fundamentals of FPGA
PPT
Lesson 14 Electronic design with FPGAs (Lecture 7).ppt
PPT
ASIC VS FPGA.ppt
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
FROM FPGA TO ASIC IMPLEMENTATION OF AN OPENRISC BASED SOC FOR VOIP APPLICATION
Introduction to EDA Tools
module 1-2 - Design Methods, parameters and examples.pptx
Field-programmable gate array
FPGAPpr_final
FPGAs – CHRONOLOGICAL DEVELOPMENTS AND CHALLENGES
Specialized parallel computing
MTech VLSI Unit-4.ppt details shared here
Kaisemi - Automated FPGA to ASIC
KaiSemi - FPGA to ASIC Conversions
FPGA Design for Embedded Systems BY Embedded Hash
Synopsys User Group Presentation
Fpga based motor controller
Fundamentals of FPGA
Lesson 14 Electronic design with FPGAs (Lecture 7).ppt
Ad

More from Mohamed M. Elsaied (20)

DOCX
Ram vs rom
PPTX
Pacemaker
PPTX
Types of transducers in ultrasound diagnostic
PPTX
Hospital 57357 in egypt
PPTX
DOCX
Ram and Rom
DOCX
Thermopile
PPTX
Laser therapy (physiotherapy)
DOCX
PPTX
How to get rid of radiation medical waste
PPTX
Ultrasound machine
PPTX
Dental unit
PPTX
Sensor of smoke
PDF
Blood cell counters
PPTX
Clinical engineering
PPTX
PPTX
النفايات الطبيه
PPTX
Traffic jam
PPTX
Swine influenza
PPTX
Smoth muscle tissue
Ram vs rom
Pacemaker
Types of transducers in ultrasound diagnostic
Hospital 57357 in egypt
Ram and Rom
Thermopile
Laser therapy (physiotherapy)
How to get rid of radiation medical waste
Ultrasound machine
Dental unit
Sensor of smoke
Blood cell counters
Clinical engineering
النفايات الطبيه
Traffic jam
Swine influenza
Smoth muscle tissue

Recently uploaded (20)

PDF
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
PPTX
Petroleum Refining & Petrochemicals.pptx
PDF
Soil Improvement Techniques Note - Rabbi
PDF
UEFA_Carbon_Footprint_Calculator_Methology_2.0.pdf
PPTX
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
PPTX
Graph Data Structures with Types, Traversals, Connectivity, and Real-Life App...
PPT
Chapter 1 - Introduction to Manufacturing Technology_2.ppt
PDF
distributed database system" (DDBS) is often used to refer to both the distri...
PPTX
"Array and Linked List in Data Structures with Types, Operations, Implementat...
PDF
LOW POWER CLASS AB SI POWER AMPLIFIER FOR WIRELESS MEDICAL SENSOR NETWORK
PPTX
CN_Unite_1 AI&DS ENGGERING SPPU PUNE UNIVERSITY
PPTX
ai_satellite_crop_management_20250815030350.pptx
PPTX
Principal presentation for NAAC (1).pptx
PPTX
Chemical Technological Processes, Feasibility Study and Chemical Process Indu...
PPTX
Measurement Uncertainty and Measurement System analysis
PPTX
mechattonicsand iotwith sensor and actuator
PPTX
AUTOMOTIVE ENGINE MANAGEMENT (MECHATRONICS).pptx
PPTX
Amdahl’s law is explained in the above power point presentations
PDF
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
PDF
Prof. Dr. KAYIHURA A. SILAS MUNYANEZA, PhD..pdf
null (2) bgfbg bfgb bfgb fbfg bfbgf b.pdf
Petroleum Refining & Petrochemicals.pptx
Soil Improvement Techniques Note - Rabbi
UEFA_Carbon_Footprint_Calculator_Methology_2.0.pdf
ASME PCC-02 TRAINING -DESKTOP-NLE5HNP.pptx
Graph Data Structures with Types, Traversals, Connectivity, and Real-Life App...
Chapter 1 - Introduction to Manufacturing Technology_2.ppt
distributed database system" (DDBS) is often used to refer to both the distri...
"Array and Linked List in Data Structures with Types, Operations, Implementat...
LOW POWER CLASS AB SI POWER AMPLIFIER FOR WIRELESS MEDICAL SENSOR NETWORK
CN_Unite_1 AI&DS ENGGERING SPPU PUNE UNIVERSITY
ai_satellite_crop_management_20250815030350.pptx
Principal presentation for NAAC (1).pptx
Chemical Technological Processes, Feasibility Study and Chemical Process Indu...
Measurement Uncertainty and Measurement System analysis
mechattonicsand iotwith sensor and actuator
AUTOMOTIVE ENGINE MANAGEMENT (MECHATRONICS).pptx
Amdahl’s law is explained in the above power point presentations
Accra-Kumasi Expressway - Prefeasibility Report Volume 1 of 7.11.2018.pdf
Prof. Dr. KAYIHURA A. SILAS MUNYANEZA, PhD..pdf

Fpga vs asic

  • 1. Allied Medical Science Department of Medical Equipment Technology MEDICAL ELECTRONICS (2) [ FPGA Vs ASIC Differences between Them and Which One to Use ] Name / Mohamed Morsy Elsaied (51015312) Supervised By / Dr. Eslam Al Saba Eng . Karim Hafez Eng . Omnia Elshakra Eng . Sherine Shawky ***********
  • 2. FPGA Vs ASIC Differences between Them  FPGA vs ASIC I. Speed ASIC rules out FPGA in terms of speed. As ASIC are designed for a specific application they can be optimized to maximum, hence we can have high speed in ASIC designs. ASIC can have hight speed clocks. II. Cost FPGAs are cost effective for small applications. But when it comes to complex and large volume designs (like 32-bit processors) ASIC products are cheaper. III. Size/Area FPGA are contains lots of LUTs, and routing channels which are connected via bit streams (program). As they are made for general purpose and because of re-usability. They are in-general larger designs than corresponding ASIC design. For example, LUT gives you both registered and non-register output, but if we require only non- registered output, then its a waste of having a extra circuitry. In this way ASIC will be smaller in size. IV. Power FPGA designs consume more power than ASIC designs. As explained above the unwantedcircuitry results wastage of power. FPGA wont allow us to have better power optimization. When it comes to ASIC designs we can optimize them to the fullest. V. Time to Market FPGA designs will till less time, as the design cycle is small when compared to that of ASIC designs. No need of layouts, masks or other back-end processes. Its very simple: Specifications -- HDL + simulations -- Synthesis -- Place and Route (along with static- analysis) -- Dump code onto FPGA and Verify. When it comes to ASIC we have to do floor planning and also advanced verification. The FPGA design flow eliminates the complex and time-consuming
  • 3. floor planning, place and route, timing analysis, and mask / re-spin stages of the project since the design logic is already synthesizedto be placed onto an already verified, characterized FPGA device. Which One to Use  I use FPGA