SlideShare a Scribd company logo
9
Most read
11
Most read
PIPELINED DATA PATH
MIPS Pipeline Instruction-execution classically takes 5 steps
1. Fetch
2. Decode
3. Execute
4. Memory Access
5. Write Back
Fetch Instruction from Memory
Decode the Instruction and Read Registers
Execute the operation / Calculate an address
Access an operand in Data Memory
Write the result into a register
The Simple Data Path
IF ID EX MEM WB
IF ID EX MEM WBInst 1
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CLOCK CYCLES
PROGRAMINSTRUCTIONS
Instruction 1 Instruction 1 Instruction 1 Instruction 1 Instruction 1
EXECUTION WITHOUT PIPELINING
SINGLE CYCLE IMPLEMENTATION
IF ID EX MEM WB
IF ID EX MEM WBInst 1
Inst 2 IF ID EX MEM WB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CLOCK CYCLES
PROGRAMINSTRUCTIONS
Instruction 2 Instruction 2 Instruction 2 Instruction 2 Instruction 2
EXECUTION WITHOUT PIPELINING
SINGLE CYCLE IMPLEMENTATION
IF ID EX MEM WB
IF ID EX MEM WBInst 1
Inst 2 IF ID EX MEM WB
Inst 3 IF ID EX MEM WB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
CLOCK CYCLES
PROGRAMINSTRUCTIONS
Instruction 3 Instruction 3 Instruction 3 Instruction 3 Instruction 3
EXECUTION WITHOUT PIPELINING
SINGLE CYCLE IMPLEMENTATION
IF ID EX MEM WB
IF ID EX MEM WBlw $10,20($1)
IF ID EX MEM WB
IF ID EX MEM WB
1 2 3 4 5 6 7 8 9
CLOCK CYCLES
PROGRAMINSTRUCTIONS
Instruction 1 Instruction 1 Instruction 1 Instruction 1 Instruction 1
EXECUTION WITH PIPELINING
IF ID EX MEM WB
IF ID EX MEM WB
Instruction 2 Instruction 2Instruction 3 Instruction 2Instruction 3Instruction 4 Instruction 2Instruction 3Instruction 4Instruction 5
sub $11,$2,$3
add $12,$3,$4
lw $13,24($1)
add $14,$5,$6
Pipelining improves performance by increasing instruction throughput and
decreasing the execution time of an individual instruction
IMPLEMENTATION OF PIPELINING
A B C A B C
Ed: log |x.y|
A  x.y, B ||, C  log ()
Single Cycle Implementation of Data path
PIPELINED VERSION OF DATA PATH
INSTRUCTION FETCH
INSTRUCTION DECODE
EXECUTE
MEMORY ACCESS
WRITE BACK
IF ID EX MEM WB
IF ID EX MEM WBlw $10,20($1)
IF ID EX MEM WB
IF ID EX MEM WB
1 2 3 4 5 6 7 8 9
CLOCK CYCLES
PROGRAMINSTRUCTIONS
Instruction 1 Instruction 1 Instruction 1 Instruction 1 Instruction 1
EXECUTION WITH PIPELINING
IF ID EX MEM WB
IF ID EX MEM WB
Instruction 2 Instruction 2Instruction 3 Instruction 2Instruction 3Instruction 4 Instruction 2Instruction 3Instruction 4Instruction 5
sub $11,$2,$3
add $12,$3,$4
lw $13,24($1)
add $14,$5,$6
THE SINGLE-CLOCK-CYCLE DIAGRAM CORRESPONDING TO CLOCK CYCLE 5 OF THE PIPELINE

More Related Content

PPT
Pipeline hazards in computer Architecture ppt
PPTX
Pipeline hazards | Structural Hazard, Data Hazard & Control Hazard
PPTX
INSTRUCTION PIPELINING
PPT
pipelining
PDF
Advanced pipelining
PDF
Pipeline and data hazard
PPTX
pipelining and hazards occure in assembly language.
PPT
pipeline and pipeline hazards
Pipeline hazards in computer Architecture ppt
Pipeline hazards | Structural Hazard, Data Hazard & Control Hazard
INSTRUCTION PIPELINING
pipelining
Advanced pipelining
Pipeline and data hazard
pipelining and hazards occure in assembly language.
pipeline and pipeline hazards

What's hot (20)

PPT
Pipeline hazard
PPT
Pipeline
PPTX
Pipeline hazard
PPT
Instruction pipelining
PPT
Pipelining
PPT
Ct213 processor design_pipelinehazard
DOC
Pipeline Mechanism
PPT
Lec18 pipeline
PDF
Comp architecture : branch prediction
PDF
Instruction pipeline
PPTX
3 Pipelining
PPTX
INSTRUCTION LEVEL PARALLALISM
PPTX
Pipeline & Nonpipeline Processor
PPTX
Assembly p1
PPT
Pipelining In computer
PPTX
Loop parallelization & pipelining
PPSX
Concept of Pipelining
PPTX
Chapter 04 the processor
PPTX
Pipelining , structural hazards
PPT
Chapter6 pipelining
Pipeline hazard
Pipeline
Pipeline hazard
Instruction pipelining
Pipelining
Ct213 processor design_pipelinehazard
Pipeline Mechanism
Lec18 pipeline
Comp architecture : branch prediction
Instruction pipeline
3 Pipelining
INSTRUCTION LEVEL PARALLALISM
Pipeline & Nonpipeline Processor
Assembly p1
Pipelining In computer
Loop parallelization & pipelining
Concept of Pipelining
Chapter 04 the processor
Pipelining , structural hazards
Chapter6 pipelining
Ad

Similar to Implementation of pipelining in datapath (20)

PPTX
3. Implementation of Pipelining in Datapath.pptx
PPT
Chapter 4
PPT
CH-5-Pipelining Computer architecture and organization.ppt
PPTX
2 ppt.pptx
PPT
Performance Enhancement with Pipelining
PPT
PPT
Pipelining slides
PPT
Pipelining _
PPTX
CMPN301-Pipelining_V2.pptx
PPTX
Design pipeline architecture for various stage pipelines
PDF
Below is the syntax and the encoding. The instruction below computes.pdf
PPTX
CA UNIT III.pptx
PDF
Topic2a ss pipelines
PDF
CH07 pipelined cpu
PDF
CS520 Computer Architecture Project 2 � Spring 2023 Due date 0326.pdf
PDF
A survey of paradigms for building and
PPT
PPTX
Pipelining of Processors
PPTX
Pipelining
PPTX
Computer Architecture - Data Path & Pipeline Hazards
3. Implementation of Pipelining in Datapath.pptx
Chapter 4
CH-5-Pipelining Computer architecture and organization.ppt
2 ppt.pptx
Performance Enhancement with Pipelining
Pipelining slides
Pipelining _
CMPN301-Pipelining_V2.pptx
Design pipeline architecture for various stage pipelines
Below is the syntax and the encoding. The instruction below computes.pdf
CA UNIT III.pptx
Topic2a ss pipelines
CH07 pipelined cpu
CS520 Computer Architecture Project 2 � Spring 2023 Due date 0326.pdf
A survey of paradigms for building and
Pipelining of Processors
Pipelining
Computer Architecture - Data Path & Pipeline Hazards
Ad

More from babuece (20)

PPTX
Hardware Multi-Threading
PPTX
Introduction to Advance Computer Architecture
PPTX
Clusters and Wharehouse Scale Computers
PPTX
Introduction to GPU
PPTX
Shared Memory Multi Processor
PPTX
Instruction Level Parallelism | Static Multiple Issue & Dynamic Multiple Issu...
PPTX
Exception | How Exceptions are Handled in MIPS architecture
PPTX
Introduction to Embedded Laboratory EC 8711
PPTX
Datapath design with control unit
PPTX
Introduction to datapath design
PPTX
Floating point Binary Represenataion
PPTX
Introduction to floating point Arithmetic
PPTX
Improved version of division
PPTX
Booth's algorithm part 3
PPTX
Booth's algorithm part 1
PPTX
Modified booths algorithm part 1
PPTX
Booth's algorithm part 2
PPTX
Booth's algorithm part 4
PPTX
Modified booth's algorithm Part 2
PPTX
Sequential Version / Version 1 Unsigned Multiplication Algorithm
Hardware Multi-Threading
Introduction to Advance Computer Architecture
Clusters and Wharehouse Scale Computers
Introduction to GPU
Shared Memory Multi Processor
Instruction Level Parallelism | Static Multiple Issue & Dynamic Multiple Issu...
Exception | How Exceptions are Handled in MIPS architecture
Introduction to Embedded Laboratory EC 8711
Datapath design with control unit
Introduction to datapath design
Floating point Binary Represenataion
Introduction to floating point Arithmetic
Improved version of division
Booth's algorithm part 3
Booth's algorithm part 1
Modified booths algorithm part 1
Booth's algorithm part 2
Booth's algorithm part 4
Modified booth's algorithm Part 2
Sequential Version / Version 1 Unsigned Multiplication Algorithm

Recently uploaded (20)

PPTX
Cell Types and Its function , kingdom of life
PDF
102 student loan defaulters named and shamed – Is someone you know on the list?
PDF
Computing-Curriculum for Schools in Ghana
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PDF
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
PPTX
Institutional Correction lecture only . . .
PPTX
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
PPTX
master seminar digital applications in india
PDF
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
PDF
VCE English Exam - Section C Student Revision Booklet
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PDF
Insiders guide to clinical Medicine.pdf
PPTX
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PDF
O5-L3 Freight Transport Ops (International) V1.pdf
PDF
Sports Quiz easy sports quiz sports quiz
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PPTX
Lesson notes of climatology university.
PPTX
Microbial diseases, their pathogenesis and prophylaxis
PDF
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
Cell Types and Its function , kingdom of life
102 student loan defaulters named and shamed – Is someone you know on the list?
Computing-Curriculum for Schools in Ghana
Supply Chain Operations Speaking Notes -ICLT Program
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
Institutional Correction lecture only . . .
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
master seminar digital applications in india
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
VCE English Exam - Section C Student Revision Booklet
Final Presentation General Medicine 03-08-2024.pptx
Insiders guide to clinical Medicine.pdf
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
STATICS OF THE RIGID BODIES Hibbelers.pdf
O5-L3 Freight Transport Ops (International) V1.pdf
Sports Quiz easy sports quiz sports quiz
Pharmacology of Heart Failure /Pharmacotherapy of CHF
Lesson notes of climatology university.
Microbial diseases, their pathogenesis and prophylaxis
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...

Implementation of pipelining in datapath

  • 1. PIPELINED DATA PATH MIPS Pipeline Instruction-execution classically takes 5 steps 1. Fetch 2. Decode 3. Execute 4. Memory Access 5. Write Back Fetch Instruction from Memory Decode the Instruction and Read Registers Execute the operation / Calculate an address Access an operand in Data Memory Write the result into a register
  • 3. IF ID EX MEM WB IF ID EX MEM WBInst 1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 CLOCK CYCLES PROGRAMINSTRUCTIONS Instruction 1 Instruction 1 Instruction 1 Instruction 1 Instruction 1 EXECUTION WITHOUT PIPELINING SINGLE CYCLE IMPLEMENTATION
  • 4. IF ID EX MEM WB IF ID EX MEM WBInst 1 Inst 2 IF ID EX MEM WB 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 CLOCK CYCLES PROGRAMINSTRUCTIONS Instruction 2 Instruction 2 Instruction 2 Instruction 2 Instruction 2 EXECUTION WITHOUT PIPELINING SINGLE CYCLE IMPLEMENTATION
  • 5. IF ID EX MEM WB IF ID EX MEM WBInst 1 Inst 2 IF ID EX MEM WB Inst 3 IF ID EX MEM WB 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 CLOCK CYCLES PROGRAMINSTRUCTIONS Instruction 3 Instruction 3 Instruction 3 Instruction 3 Instruction 3 EXECUTION WITHOUT PIPELINING SINGLE CYCLE IMPLEMENTATION
  • 6. IF ID EX MEM WB IF ID EX MEM WBlw $10,20($1) IF ID EX MEM WB IF ID EX MEM WB 1 2 3 4 5 6 7 8 9 CLOCK CYCLES PROGRAMINSTRUCTIONS Instruction 1 Instruction 1 Instruction 1 Instruction 1 Instruction 1 EXECUTION WITH PIPELINING IF ID EX MEM WB IF ID EX MEM WB Instruction 2 Instruction 2Instruction 3 Instruction 2Instruction 3Instruction 4 Instruction 2Instruction 3Instruction 4Instruction 5 sub $11,$2,$3 add $12,$3,$4 lw $13,24($1) add $14,$5,$6 Pipelining improves performance by increasing instruction throughput and decreasing the execution time of an individual instruction
  • 7. IMPLEMENTATION OF PIPELINING A B C A B C Ed: log |x.y| A  x.y, B ||, C  log ()
  • 15. IF ID EX MEM WB IF ID EX MEM WBlw $10,20($1) IF ID EX MEM WB IF ID EX MEM WB 1 2 3 4 5 6 7 8 9 CLOCK CYCLES PROGRAMINSTRUCTIONS Instruction 1 Instruction 1 Instruction 1 Instruction 1 Instruction 1 EXECUTION WITH PIPELINING IF ID EX MEM WB IF ID EX MEM WB Instruction 2 Instruction 2Instruction 3 Instruction 2Instruction 3Instruction 4 Instruction 2Instruction 3Instruction 4Instruction 5 sub $11,$2,$3 add $12,$3,$4 lw $13,24($1) add $14,$5,$6
  • 16. THE SINGLE-CLOCK-CYCLE DIAGRAM CORRESPONDING TO CLOCK CYCLE 5 OF THE PIPELINE