Pipeline & Nonpipeline Processor
- 1. Name :- Smit Shah -140410109096 Roshni Sheth-140410109100 T.Y Electrical 2 Sem 5 Subject:-MP & MCI Topic :-Pipeline & Nonpipeline Processor.1
- 2. Characterize Pipelines 1) Hardware or software implementation – pipelining can be implemented in either software or hardware. 2) Large or Small Scale – Stations in a pipeline can range from simplistic to powerful, and a pipeline can range in length from short to long. 3) Synchronous or asynchronous flow – A synchronous pipeline operates like an assembly line: at a given time, each station is processing some amount of information. A asynchronous pipeline, allow a station to forward information at any time. 4) Buffered or unbuffered flow – One stage of pipeline sends data directly to another one or a buffer is place between each pairs of stages. 5) Finite Chunks or Continuous Bit Streams – The digital information that passes though a pipeline can consist of a sequence or small data items or an arbitrarily long bit stream. 6) Automatic Data Feed Or Manual Data Feed – Some implementations of pipelines use a separate mechanism to move information, and other implementations require each stage to participate in moving information. 2
- 3. What is Pipelining • A technique used in advanced microprocessors where the microprocessor begins executing a second instruction before the first has been completed. - A Pipeline is a series of stages, where some work is done at each stage. The work is not finished until it has passed through all stages. • With pipelining, the computer architecture allows the next instructions to be fetched while the processor is performing arithmetic operations, holding them in a buffer close to the processor until each instruction operation can performed. 3
- 4. How Pipelines Works • The pipeline is divided into segments and each segment can execute it operation concurrently with the other segments. Once a segment completes an operations, it passes the result to the next segment in the pipeline and fetches the next operations from the preceding segment. Example Instruction 1 Instruction 2 Instruction 3Instruction 4 X X XX Four sample instructions, executed linearly 4
- 5. Four Pipelined Instructions IF IF IF IF ID ID ID ID EX EX EX EX M M M M W W W W 5 1 1 1 5
- 6. Instructions Fetch • The instruction Fetch (IF) stage is responsible for obtaining the requested instruction from memory. The instruction and the program counter (which is incremented to the next instruction) are stored in the IF/ID pipeline register as temporary storage so that may be used in the next stage at the start of the next clock cycle. Instruction Decode • The Instruction Decode (ID) stage is responsible for decoding the instruction and sending out the various control lines to the other parts of the processor. The instruction is sent to the control unit where it is decoded and the registers are fetched from the register file. 6
- 7. Execution • The Execution (EX) stage is where any calculations are performed. The main component in this stage is the ALU. The ALU is made up of arithmetic, logic and capabilities. Memory and IO • The Memory and IO (MEM) stage is responsible for storing and loading values to and from memory. It also responsible for input or output from the processor. If the current instruction is not of Memory or IO type than the result from the ALU is passed through to the write back stage. 7
- 8. Write Back • The Write Back (WB) stage is responsible for writing the result of a calculation, memory access or input into the register file. Stalling • Stalling involves halting the flow of instructions until the required result is ready to be used. However stalling wastes processor time by doing nothing while waiting for the result. 8
- 9. Operation Timings • Estimated timings for each of the stages: Instruction Fetch 2ns Instruction Decode 1ns Execution 2ns Memory and IO 2ns Write Back 1ns 9
- 10. Advantages/Disadvantages Advantages: • More efficient use of processor • Quicker time of execution of large number of instructions Disadvantages: • Pipelining involves adding hardware to the chip • Inability to continuously run the pipeline at full speed because of pipeline hazards which disrupt the smooth execution of the pipeline. 10
- 11. Pipeline Hazards • Data Hazards – an instruction uses the result of the previous instruction. A hazard occurs exactly when an instruction tries to read a register in its ID stage that an earlier instruction intends to write in its WB stage. • Control Hazards – the location of an instruction depends on previous instruction • Structural Hazards – two instructions need to access the same resource 11
- 12. Data Hazards IF IF ID ID EX EX M M WB WB ADD R1, R2, R3 SUB R4, R1, R5 Select R2 and R3 for ALU Operations ADD R2 and R3 STORE SUM IN R1 Select R1 and R5 for ALU Operations 12
- 13. IF IF ID ID EX EX M M WB WB ADD R1, R2, R3 SUB R4, R1, R5 IF ID EX M WBSTALL IF ID EX M WBSTALL IF ID EX M WBSTALL 13
- 14. Type of Pipelining • Software Pipelining 1) Can Handle Complex Instructions 2) Allows programs to be reused • Hardware Pipelining 1) Help designer manage complexity – a complex task can be divided into smaller, more manageable pieces. 2) Hardware pipelining offers higher performance 14
- 15. Type of Hardware Pipelines • Instruction Pipeline - An instruction pipeline is very similar to a manufacturing assembly line. 1st stage receives some parts, performs its assembly task, and passes the results to the second stage; 2nd stage takes the partially assembled product from the first stage, performs its task, and passes its work to the third stage; 3rd stage does its work, passing the results to the last stage, which completes the task and outputs its results. • Data Pipeline – data pipeline is designed to pass data from stage to stage. 15
- 16. Instruction Pipelines Conflict • It divided into two categories. – Data Conflicts – Branch Conflicts • When the current instruction changes a register that the next one needed, data conflicts happens. • When the current instruction make a jump, branch conflicts happens. 16
- 17. 17