SlideShare a Scribd company logo
17
Most read
19
Most read
20
Most read
S.AZHAGARAMMAL M.SC
(INFO TECH)
NADAR SARASWATHI
COLLEGE OF ARTS AND
SCIENCE THENI.
INSTRUCTION CODES:
INSTRUCTION CODES:
It is usually divided into parts, each having its
own particular interpretation.
Computer instruction are the basic components
of a machine language program.
They are also known as macro operations.
 Each instruction initates a sequence of micro
operation that often operands from register or memory,
possibly perfrom arithmetic.
 Logic or shift operation and store results in register
or memory.
 Instruction are encoded as binary instruction codes.
Each instruction code contains of a
operation code or people which designates
the overall purpose of instruction.
(e.g) add, substract, move , input, etc)
In addition to the opcode many instruction also
contains are more operands which indicate where
in register of memory the data.
(e.g) add instruction requires two
operands 15 12 11 0
Opcode address
OPERATION CODE:
 The operation code of an instruction is a group of bits that
define such operation as, add subtract, multiples. Shift and
complement.
 The number of operation available in the operation code of
an instruction depends on the number of operation available
in the computer.
 The total number of operation available in the computer of at
least n bits for a given 2n (orless) distinct operation.
 As an illustration consider a computer with 64 distinct
operation one of them being an ADD operation.
 For this reason an operation code is sometimes called a
micro operation because it specifies a set of micro operations.
 Operations are most often encode as unsigned binary
numbers in order to minimize the number of bits used to
store them.
(ex) 4-bit opcode encoded as a binary
number up to 16 different operations.
 The register and then generating the control signals
necessary to drive all other hardware in the CPU to perform the
sequence of micro operations that comprise the instruction.
 Memory words can be specified in instruction codes by their
address. Processor register can be specified by assiging to the
instruction another code of k bits that specifies one of 2k
registers.
CPU-BLOCK DIGRAM:
IR
register
Memory
controller
Control
unit
ALU
ADDRESS BUS
 Address bus Data bus
Mahine instructions
------------------------
External memory(RAM)
STORED PROGRAM
ORGANIZATION:
 In the won newmann architecture, machine instructions
and data are stored in the same RAM during program
execution.
 The first part specifies the operations to as performed and
the second specifies an address.
 If we store each instruction code in one 16 bits memory would we
have available 4bits for the operation code to specify are all of 16
possible operation and 12bits to specify the address of an operands.
 The control ready a 16-bits instruction from the program portion of
memory.
 It uses the 12-bits address part of the program portion of memory.
STORED PROGRAM
ORGANIZATION:
15 12 11 0
Opcode address
Binary operand
Instruction
(program)
Operands
(data)
Process register
(accumlator of AC)
ACCUMLATOR (AC)
 Computers that have a single processor resgister
usually assign to it name accmulator and label it ac.
 The operation is performed with be memory operand
and the content of ac.
 Operations such as ac and increment ac operate
stored in the ac register.
INDIRECT ADDRESS:
Immediate instruction
When the second part of an instruction code specifies
an operand the instruction is said to have an
immediate operand.
When the second part specifies the address of an
operand the instruction is said to have direct addresss.
This a third is in on contrast to a third
possinility caused an address.
The mode bit is o for a direct address and 1 for
indirect address.
A direct address instruction it is places in
address 22 in memory.
EFFECTIVE ADDRESS:
 The i bit is o so the instruction recongnized a direct
address instruction.
 We define the effective address to be the address of
the operand in a computation-type instruction or the
target address in the branch type instruction.
 Thus the effective address in the computer
instruction.
memory
15 14 10 1
(a) instruction format
(b)direct address
1 opcode Address
ADD 457
+
Ac
memory
35
300 (c) Indirect address
1350
1 ADD 300
1350
operand
The pointer could placed in a processor
register of memory as done in commercial
computers.
THANK YOU

More Related Content

PPTX
Computer instruction
PPTX
Instruction cycle.pptx
PPTX
Interrupts of microprocessor 8085
PPTX
bus and memory tranfer (computer organaization)
PPTX
Register organization, stack
PPT
Unit 3-pipelining & vector processing
PPTX
SEMICONDUCTOR MEMORIES(RAM &ROM).pptx
PPT
Memory Reference instruction
Computer instruction
Instruction cycle.pptx
Interrupts of microprocessor 8085
bus and memory tranfer (computer organaization)
Register organization, stack
Unit 3-pipelining & vector processing
SEMICONDUCTOR MEMORIES(RAM &ROM).pptx
Memory Reference instruction

What's hot (20)

PPTX
Instruction Formats
PPTX
Computer architecture instruction formats
PPTX
Arithmetic logic shift unit
PDF
Instruction code
PPTX
Basic Computer Organization and Design
PPTX
Asynchronous Data Transfer.pptx
PPTX
General register organization (computer organization)
PDF
Addressing modes in computer organization
PPTX
Instruction cycle with interrupts
PPTX
LOGICAL OPERATIONS IN 8085 MICROPROCESSOR
PPTX
ADDRESSING MODE
PPT
Instruction codes and computer registers
PPTX
8255 Programmable parallel I/O
PPTX
Input Output Organization
PPTX
Register transfer and micro operation
PPT
Unit. 3 coa.ppt
PPTX
instruction format and addressing modes
PPTX
CS304PC:Computer Organization and Architecture Session 11 general register or...
PPT
Computer organization memory hierarchy
PPTX
Modes of transfer
Instruction Formats
Computer architecture instruction formats
Arithmetic logic shift unit
Instruction code
Basic Computer Organization and Design
Asynchronous Data Transfer.pptx
General register organization (computer organization)
Addressing modes in computer organization
Instruction cycle with interrupts
LOGICAL OPERATIONS IN 8085 MICROPROCESSOR
ADDRESSING MODE
Instruction codes and computer registers
8255 Programmable parallel I/O
Input Output Organization
Register transfer and micro operation
Unit. 3 coa.ppt
instruction format and addressing modes
CS304PC:Computer Organization and Architecture Session 11 general register or...
Computer organization memory hierarchy
Modes of transfer
Ad

Similar to instruction codes (20)

PDF
cse211 power point presentation for engineering
PDF
Chapter 3 computer organization and artpdf
PPTX
CSA PPT UNIT 1.pptx
PPTX
Unit IV Fundamentals of Computer Organization.pptx
PPTX
CSe_Cumilla Bangladesh_Country CSE CSE213_5.ppt
PDF
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
PPTX
ITEC582-Chapter 12.pptx
PPTX
Instruction codes
PPTX
Processor Basics
PDF
BASIC COMPUTER ORGANIZATION AND DESIGN
PDF
computer organization.pdf
PPTX
Lec 14-Instruction Set Architecture.pptx
PPTX
Part Four The CPU architecture in .pptx
PPTX
Chapter 3 Assembly level machine organization Assembly level machine organiza...
PPTX
Basic Computer Organization and Design
PDF
16-bit Microprocessor Design (2005)
PPTX
UNIT -1 COMPUTER ORGANIZATION (1).pptxxc
PPTX
PPTX
DOC
viva q&a for mp lab
cse211 power point presentation for engineering
Chapter 3 computer organization and artpdf
CSA PPT UNIT 1.pptx
Unit IV Fundamentals of Computer Organization.pptx
CSe_Cumilla Bangladesh_Country CSE CSE213_5.ppt
Please send the answers to my email. Mirre06@hotmail.comSomeone se.pdf
ITEC582-Chapter 12.pptx
Instruction codes
Processor Basics
BASIC COMPUTER ORGANIZATION AND DESIGN
computer organization.pdf
Lec 14-Instruction Set Architecture.pptx
Part Four The CPU architecture in .pptx
Chapter 3 Assembly level machine organization Assembly level machine organiza...
Basic Computer Organization and Design
16-bit Microprocessor Design (2005)
UNIT -1 COMPUTER ORGANIZATION (1).pptxxc
viva q&a for mp lab
Ad

More from SangeethaSasi1 (20)

PPT
L4 multiplexing & multiple access 16
PPT
Image processing using matlab
PPTX
PPTX
PPTX
Dip pppt
PPTX
Web techh
PPTX
Web tech
PPTX
PPTX
Vani dbms
PPTX
Hema wt (1)
PPTX
Hema rdbms
PPTX
Web tech
PPTX
Web tech
PPTX
PPTX
PPTX
PPTX
Software
PPTX
Operating system
PPTX
Dataminng
PPTX
System calls
L4 multiplexing & multiple access 16
Image processing using matlab
Dip pppt
Web techh
Web tech
Vani dbms
Hema wt (1)
Hema rdbms
Web tech
Web tech
Software
Operating system
Dataminng
System calls

Recently uploaded (20)

PDF
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PDF
Classroom Observation Tools for Teachers
PDF
Abdominal Access Techniques with Prof. Dr. R K Mishra
PDF
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PPTX
Week 4 Term 3 Study Techniques revisited.pptx
PPTX
The Healthy Child – Unit II | Child Health Nursing I | B.Sc Nursing 5th Semester
PPTX
Cell Structure & Organelles in detailed.
PPTX
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PPTX
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PPTX
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
PPTX
PPH.pptx obstetrics and gynecology in nursing
PPTX
Cell Types and Its function , kingdom of life
PDF
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
PPTX
Institutional Correction lecture only . . .
PDF
Anesthesia in Laparoscopic Surgery in India
PPTX
Final Presentation General Medicine 03-08-2024.pptx
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
FourierSeries-QuestionsWithAnswers(Part-A).pdf
Classroom Observation Tools for Teachers
Abdominal Access Techniques with Prof. Dr. R K Mishra
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
STATICS OF THE RIGID BODIES Hibbelers.pdf
Week 4 Term 3 Study Techniques revisited.pptx
The Healthy Child – Unit II | Child Health Nursing I | B.Sc Nursing 5th Semester
Cell Structure & Organelles in detailed.
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
PPH.pptx obstetrics and gynecology in nursing
Cell Types and Its function , kingdom of life
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
Institutional Correction lecture only . . .
Anesthesia in Laparoscopic Surgery in India
Final Presentation General Medicine 03-08-2024.pptx

instruction codes

  • 1. S.AZHAGARAMMAL M.SC (INFO TECH) NADAR SARASWATHI COLLEGE OF ARTS AND SCIENCE THENI. INSTRUCTION CODES:
  • 2. INSTRUCTION CODES: It is usually divided into parts, each having its own particular interpretation. Computer instruction are the basic components of a machine language program. They are also known as macro operations.
  • 3.  Each instruction initates a sequence of micro operation that often operands from register or memory, possibly perfrom arithmetic.  Logic or shift operation and store results in register or memory.  Instruction are encoded as binary instruction codes.
  • 4. Each instruction code contains of a operation code or people which designates the overall purpose of instruction. (e.g) add, substract, move , input, etc)
  • 5. In addition to the opcode many instruction also contains are more operands which indicate where in register of memory the data. (e.g) add instruction requires two operands 15 12 11 0 Opcode address
  • 6. OPERATION CODE:  The operation code of an instruction is a group of bits that define such operation as, add subtract, multiples. Shift and complement.  The number of operation available in the operation code of an instruction depends on the number of operation available in the computer.
  • 7.  The total number of operation available in the computer of at least n bits for a given 2n (orless) distinct operation.  As an illustration consider a computer with 64 distinct operation one of them being an ADD operation.  For this reason an operation code is sometimes called a micro operation because it specifies a set of micro operations.
  • 8.  Operations are most often encode as unsigned binary numbers in order to minimize the number of bits used to store them. (ex) 4-bit opcode encoded as a binary number up to 16 different operations.
  • 9.  The register and then generating the control signals necessary to drive all other hardware in the CPU to perform the sequence of micro operations that comprise the instruction.  Memory words can be specified in instruction codes by their address. Processor register can be specified by assiging to the instruction another code of k bits that specifies one of 2k registers.
  • 11. ADDRESS BUS  Address bus Data bus Mahine instructions ------------------------ External memory(RAM)
  • 12. STORED PROGRAM ORGANIZATION:  In the won newmann architecture, machine instructions and data are stored in the same RAM during program execution.  The first part specifies the operations to as performed and the second specifies an address.
  • 13.  If we store each instruction code in one 16 bits memory would we have available 4bits for the operation code to specify are all of 16 possible operation and 12bits to specify the address of an operands.  The control ready a 16-bits instruction from the program portion of memory.  It uses the 12-bits address part of the program portion of memory.
  • 14. STORED PROGRAM ORGANIZATION: 15 12 11 0 Opcode address Binary operand Instruction (program) Operands (data) Process register (accumlator of AC)
  • 15. ACCUMLATOR (AC)  Computers that have a single processor resgister usually assign to it name accmulator and label it ac.  The operation is performed with be memory operand and the content of ac.  Operations such as ac and increment ac operate stored in the ac register.
  • 16. INDIRECT ADDRESS: Immediate instruction When the second part of an instruction code specifies an operand the instruction is said to have an immediate operand. When the second part specifies the address of an operand the instruction is said to have direct addresss.
  • 17. This a third is in on contrast to a third possinility caused an address. The mode bit is o for a direct address and 1 for indirect address. A direct address instruction it is places in address 22 in memory.
  • 18. EFFECTIVE ADDRESS:  The i bit is o so the instruction recongnized a direct address instruction.  We define the effective address to be the address of the operand in a computation-type instruction or the target address in the branch type instruction.  Thus the effective address in the computer instruction.
  • 19. memory 15 14 10 1 (a) instruction format (b)direct address 1 opcode Address ADD 457 + Ac
  • 20. memory 35 300 (c) Indirect address 1350 1 ADD 300 1350 operand
  • 21. The pointer could placed in a processor register of memory as done in commercial computers.