SlideShare a Scribd company logo

Mod-5-synchronous-counter-using-J-K flip-flop.pdf

D
Dr. Manjunatha. P

The document outlines the design process for a mod 5 synchronous counter using JK flip-flops. Key steps include determining the number of flip-flops needed, creating a state diagram, developing an excitation table, and utilizing Karnaugh maps for circuit diagram creation. The design allows the counter to count from 0 to 4 by implementing specific logical equations for the JK flip-flops.

Education
1 of 31
Downloaded 10 times
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Most read
22
23
Most read
24
25
26
27
28
29
30
Most read
31
Mod 5 Synchronous Counter using J K flip-flop Dr. Manjunatha. P manjup.jnnce@gmail.com Professor Dept. of ECE J.N.N. College of Engineering, Shimoga March 13, 2022
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop 4 Step 4: State Excitation table Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop 4 Step 4: State Excitation table 5 Step 5: Obtaining Flip-Flop inputs using K map Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop 4 Step 4: State Excitation table 5 Step 5: Obtaining Flip-Flop inputs using K map 6 Step 6: Draw the circuit diagram based on K map equations Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop 4 Step 4: State Excitation table 5 Step 5: Obtaining Flip-Flop inputs using K map 6 Step 6: Draw the circuit diagram based on K map equations Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: 2n−1 <= N Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: 2n−1 <= N 23−1 <= 5 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: 2n−1 <= N 23−1 <= 5 For N=5, the number of flip flops required is 3 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: 2n−1 <= N 23−1 <= 5 For N=5, the number of flip flops required is 3 Step 2: State diagram 001 100 011 010 000 0 4 3 2 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 3: J K excitation table Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 4 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 3: J K excitation table Table 1: J K excitation table Qn Qn+1 J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 001 100 011 010 000 0 4 3 2 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 4 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 3: J K excitation table Table 1: J K excitation table Qn Qn+1 J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 001 100 011 010 000 0 4 3 2 1 Step 4: State excitation table Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 4 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 3: J K excitation table Table 1: J K excitation table Qn Qn+1 J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 001 100 011 010 000 0 4 3 2 1 Step 4: State excitation table Present State Next State Flip flop Inputs Q3 Q2 Q1 Q3 Q2 Q1 J2 K2 J1 K1 J0 K0 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 0 0 0 X 1 0 X 0 X 1 0 1 - - - - - - - - - 1 1 0 - - - - - - - - - 1 1 1 - - - - - - - - - Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 4 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 5: Obtaining Flip-Flop inputs using K map Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 5 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 5: Obtaining Flip-Flop inputs using K map Present State Next State Flip flop Inputs Q3 Q2 Q1 Q3 Q2 Q1 J2 K2 J1 K1 J0 K0 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 0 0 0 X 1 0 X 0 X 1 0 1 - - - - - - - - - 1 1 0 - - - - - - - - - 1 1 1 - - - - - - - - - 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 0 2 1 0 J =Q Q 0 0 1 X X X X J2 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 2 K =1 X X X X X 1 K2 X X Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 5 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 5: Obtaining Flip-Flop inputs using K map Present State Next State Flip flop Inputs Q3 Q2 Q1 Q3 Q2 Q1 J2 K2 J1 K1 J0 K0 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 0 0 0 X 1 0 X 0 X 1 0 1 - - - - - - - - - 1 1 0 - - - - - - - - - 1 1 1 - - - - - - - - - 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 0 1 0 J =Q X 1 X X X X 0 J1 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 X  1 0 K Q 0 X 1 X X X X K1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 6 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 5: Obtaining Flip-Flop inputs using K map Present State Next State Flip flop Inputs Q3 Q2 Q1 Q3 Q2 Q1 J2 K2 J1 K1 J0 K0 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 0 0 0 X 0 0 X 0 X 1 0 1 - - - - - - - - - 1 1 0 - - - - - - - - - 1 1 1 - - - - - - - - - 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0  2 0 J Q 1 X X X X 0 J0 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 X 0 K =1 X 1 1 X X X X K0 X 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 7 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations J2 = Q1Q0 K2 = 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations J2 = Q1Q0 K2 = 1 J1 = Q0 K1 = Q0 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations J2 = Q1Q0 K2 = 1 J1 = Q0 K1 = Q0 J0 = Q2 K0 = 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations J2 = Q1Q0 K2 = 1 J1 = Q0 K1 = Q0 J0 = Q2 K0 = 1 2 J 2 K 2 Q 2 Q Ck FF 1 J 1 K 1 Q 1 Q Ck FF 0 J 0 K 0 Q 0 Q Ck FF Clk 1 Vcc 2 Q 1 Q 0 Q Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
Thank You Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 9 / 9

More Related Content

PDF
Chapter 5 counter
CT Sabariah Salihin
 
PPTX
digital Counter
shamshad alam
 
PPTX
Synchronous counters
Lee Diaz
 
PPTX
Mod 10 synchronous counter updated
DANISHAMIN950
 
PPTX
Datapath Design of Computer Architecture
Abu Zaman
 
PPTX
Flip flops, counters &amp; registers
Dharit Unadkat
 
PPTX
Counters
Randaqra
 
PPT
Sequential circuits
Paresh Parmar
 
Chapter 5 counter
CT Sabariah Salihin
 
digital Counter
shamshad alam
 
Synchronous counters
Lee Diaz
 
Mod 10 synchronous counter updated
DANISHAMIN950
 
Datapath Design of Computer Architecture
Abu Zaman
 
Flip flops, counters &amp; registers
Dharit Unadkat
 
Counters
Randaqra
 
Sequential circuits
Paresh Parmar
 

What's hot (20)

PPT
Counters
Abhilash Nair
 
PPTX
Counters
Ketaki_Pattani
 
PDF
Encoder & Decoder
Syed Saeed
 
PPTX
Sequential circuits
DrSonali Vyas
 
PPT
Combinational circuits
SARITHA REDDY
 
PDF
Registers and counters
Deepak John
 
PPT
Digital Logic circuit
kavitha muneeshwaran
 
PPT
encoder and decoder in digital electronics
vikram rajpurohit
 
PDF
JK flip flops
Zakariae EL IDRISSI
 
PDF
Design and implementation of 32 bit alu using verilog
STEPHEN MOIRANGTHEM
 
PPTX
quine mc cluskey method
Unsa Shakir
 
PPTX
sequential circuits
Unsa Shakir
 
PPTX
Ditial to Analog Converter
Gauravsinh Parmar
 
PPTX
Parity Generator and Parity Checker
Jignesh Navdiya
 
PDF
Sequential circuits in Digital Electronics
Vinoth Loganathan
 
PPTX
Asynchronous Sequential Circuit-Unit 4 ppt
SIVALAKSHMIPANNEERSE
 
PDF
Clocked Sequential circuit analysis and design
Dr Naim R Kidwai
 
PPTX
Combinational circuits
DrSonali Vyas
 
PPTX
Number system in Digital Electronics
Janki Shah
 
PPTX
Bcd to 7 segment display
Maulik Sanchela
 
Counters
Abhilash Nair
 
Counters
Ketaki_Pattani
 
Encoder & Decoder
Syed Saeed
 
Sequential circuits
DrSonali Vyas
 
Combinational circuits
SARITHA REDDY
 
Registers and counters
Deepak John
 
Digital Logic circuit
kavitha muneeshwaran
 
encoder and decoder in digital electronics
vikram rajpurohit
 
JK flip flops
Zakariae EL IDRISSI
 
Design and implementation of 32 bit alu using verilog
STEPHEN MOIRANGTHEM
 
quine mc cluskey method
Unsa Shakir
 
sequential circuits
Unsa Shakir
 
Ditial to Analog Converter
Gauravsinh Parmar
 
Parity Generator and Parity Checker
Jignesh Navdiya
 
Sequential circuits in Digital Electronics
Vinoth Loganathan
 
Asynchronous Sequential Circuit-Unit 4 ppt
SIVALAKSHMIPANNEERSE
 
Clocked Sequential circuit analysis and design
Dr Naim R Kidwai
 
Combinational circuits
DrSonali Vyas
 
Number system in Digital Electronics
Janki Shah
 
Bcd to 7 segment display
Maulik Sanchela
 
Ad

Similar to Mod-5-synchronous-counter-using-J-K flip-flop.pdf (20)

PDF
Digital Counter Design
GargiKhanna1
 
PPTX
Up counters,down and registers ppt.pptx
nnceece
 
PPTX
Synchronous down counter
RONAK SUTARIYA
 
PPTX
2105_5_Flip-Flopsssssssssssssssssssss.pptx
SajidHossainKhan1
 
PPT
EET107_Chapter 3_SLD(part2.1)-edit1.ppt
BeautyKumar1
 
PPT
Lesson_8_2--Asynchronous_Counters1.ppt
RockFellerSinghRusse
 
PPT
Lesson_8_2--Asynchronous_Counters1.ppt
ChristineTorrepenida1
 
PPT
Synchronous COUNTER presentation eng.ppt
JumanneChiyanda
 
PPT
8.flip flops and registers
Deepak Sharma
 
PDF
Sequential Circuit
Heman Pathak
 
PPTX
Counters-Counter is a sequential circuit.pptx
BINJAD1
 
PDF
CSA Application of Flip Flop
LansKaba
 
PPT
Synchronous decade counters in digital logic design
FazalHameed14
 
PDF
Ijecet 06 07_005
IAEME Publication
 
PDF
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
SeshaVidhyaS
 
PPT
Counters r012
arunachalamr16
 
PPT
Sequntial logic design
Pavan Mukku
 
PPTX
COUNTERS(Synchronous & Asynchronous)
SUBHA SHREE
 
PPTX
COUNTERS(Synchronous & Asynchronous)
Sairam Adithya
 
PPTX
COUNTERS [Synchronous and Asynchronous]
Electronics for Biomedical
 
Digital Counter Design
GargiKhanna1
 
Up counters,down and registers ppt.pptx
nnceece
 
Synchronous down counter
RONAK SUTARIYA
 
2105_5_Flip-Flopsssssssssssssssssssss.pptx
SajidHossainKhan1
 
EET107_Chapter 3_SLD(part2.1)-edit1.ppt
BeautyKumar1
 
Lesson_8_2--Asynchronous_Counters1.ppt
RockFellerSinghRusse
 
Lesson_8_2--Asynchronous_Counters1.ppt
ChristineTorrepenida1
 
Synchronous COUNTER presentation eng.ppt
JumanneChiyanda
 
8.flip flops and registers
Deepak Sharma
 
Sequential Circuit
Heman Pathak
 
Counters-Counter is a sequential circuit.pptx
BINJAD1
 
CSA Application of Flip Flop
LansKaba
 
Synchronous decade counters in digital logic design
FazalHameed14
 
Ijecet 06 07_005
IAEME Publication
 
EC8392 Digital Electronics- Unit-3 -S.Sesha Vidhya-ASP-ECE-RMKCET
SeshaVidhyaS
 
Counters r012
arunachalamr16
 
Sequntial logic design
Pavan Mukku
 
COUNTERS(Synchronous & Asynchronous)
SUBHA SHREE
 
COUNTERS(Synchronous & Asynchronous)
Sairam Adithya
 
COUNTERS [Synchronous and Asynchronous]
Electronics for Biomedical
 
Ad

More from Dr. Manjunatha. P (11)

PDF
Research paper publications: Meaning of Q1 Q2 Q3 Q4 Journal
Dr. Manjunatha. P
 
PDF
Blood Pressure and it's information, Hypertension, Stroke
Dr. Manjunatha. P
 
PDF
Aptitude-Problems on Trains.pdf
Dr. Manjunatha. P
 
PDF
Aptitude-on-speed-distance-time.pdf
Dr. Manjunatha. P
 
PDF
Innovative-Teaching-Methods.pdf
Dr. Manjunatha. P
 
PDF
Advances in Computer Hardware.pdf
Dr. Manjunatha. P
 
PDF
List of ICT Tools for Teaching and Learning.pdf
Dr. Manjunatha. P
 
PDF
NAAC Distribution of Weightages.pdf
Dr. Manjunatha. P
 
PDF
Logic gates
Dr. Manjunatha. P
 
PDF
Matlab for beginners, Introduction, signal processing
Dr. Manjunatha. P
 
PDF
Logic gates
Dr. Manjunatha. P
 
Research paper publications: Meaning of Q1 Q2 Q3 Q4 Journal
Dr. Manjunatha. P
 
Blood Pressure and it's information, Hypertension, Stroke
Dr. Manjunatha. P
 
Aptitude-Problems on Trains.pdf
Dr. Manjunatha. P
 
Aptitude-on-speed-distance-time.pdf
Dr. Manjunatha. P
 
Innovative-Teaching-Methods.pdf
Dr. Manjunatha. P
 
Advances in Computer Hardware.pdf
Dr. Manjunatha. P
 
List of ICT Tools for Teaching and Learning.pdf
Dr. Manjunatha. P
 
NAAC Distribution of Weightages.pdf
Dr. Manjunatha. P
 
Logic gates
Dr. Manjunatha. P
 
Matlab for beginners, Introduction, signal processing
Dr. Manjunatha. P
 
Logic gates
Dr. Manjunatha. P
 

Recently uploaded (20)

PDF
1_English_Language_Set_2.pdf probationary
emailjagmeetsingh9
 
PDF
Classroom Observation Tools for Teachers
Nicaramirez
 
PDF
Chinmaya Tiranga quiz Grand Finale.pdf
Nitin Suresh
 
PPTX
UNIT III MENTAL HEALTH NURSING ASSESSMENT
Sonali Gupta
 
PDF
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
Chris Sistrunk
 
PPTX
Onco Emergencies - Spinal cord compression Superior vena cava syndrome Febr...
Medpopz
 
PDF
SOIL: Factor, Horizon, Process, Classification, Degradation, Conservation
Sipra Biswas
 
PDF
Supply Chain Operations Speaking Notes -ICLT Program
labyankof
 
PDF
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
ArchitectAFMMohiuddi
 
PPTX
202450812 BayCHI UCSC-SV 20250812 v17.pptx
home
 
PPTX
Introduction-to-Literarature-and-Literary-Studies-week-Prelim-coverage.pptx
EricaRamos80
 
PPTX
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
mathiasmelwyn7
 
PPTX
Cell Types and Its function , kingdom of life
ClaireMangundayao1
 
PDF
Weekly quiz Compilation Jan -July 25.pdf
Nitin Suresh
 
PDF
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
Demetrio Ccesa Rayme
 
DOC
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
ArchitectAFMMohiuddi
 
PPTX
Chinmaya Tiranga Azadi Quiz (Class 7-8 )
Nitin Suresh
 
PDF
GENETICS IN BIOLOGY IN SECONDARY LEVEL FORM 3
ElishamichaelSamwel
 
PDF
LNK 2025 (2).pdf MWEHEHEHEHEHEHEHEHEHEHE
NielDestora
 
PPTX
UV-Visible spectroscopy..pptx UV-Visible Spectroscopy – Electronic Transition...
Samruddhi Khonde
 
1_English_Language_Set_2.pdf probationary
emailjagmeetsingh9
 
Classroom Observation Tools for Teachers
Nicaramirez
 
Chinmaya Tiranga quiz Grand Finale.pdf
Nitin Suresh
 
UNIT III MENTAL HEALTH NURSING ASSESSMENT
Sonali Gupta
 
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
Chris Sistrunk
 
Onco Emergencies - Spinal cord compression Superior vena cava syndrome Febr...
Medpopz
 
SOIL: Factor, Horizon, Process, Classification, Degradation, Conservation
Sipra Biswas
 
Supply Chain Operations Speaking Notes -ICLT Program
labyankof
 
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
ArchitectAFMMohiuddi
 
202450812 BayCHI UCSC-SV 20250812 v17.pptx
home
 
Introduction-to-Literarature-and-Literary-Studies-week-Prelim-coverage.pptx
EricaRamos80
 
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
mathiasmelwyn7
 
Cell Types and Its function , kingdom of life
ClaireMangundayao1
 
Weekly quiz Compilation Jan -July 25.pdf
Nitin Suresh
 
ChatGPT for Dummies - Pam Baker Ccesa007.pdf
Demetrio Ccesa Rayme
 
Soft-furnishing-By-Architect-A.F.M.Mohiuddin-Akhand.doc
ArchitectAFMMohiuddi
 
Chinmaya Tiranga Azadi Quiz (Class 7-8 )
Nitin Suresh
 
GENETICS IN BIOLOGY IN SECONDARY LEVEL FORM 3
ElishamichaelSamwel
 
LNK 2025 (2).pdf MWEHEHEHEHEHEHEHEHEHEHE
NielDestora
 
UV-Visible spectroscopy..pptx UV-Visible Spectroscopy – Electronic Transition...
Samruddhi Khonde
 

Mod-5-synchronous-counter-using-J-K flip-flop.pdf

  • 1. Mod 5 Synchronous Counter using J K flip-flop Dr. Manjunatha. P manjup.jnnce@gmail.com Professor Dept. of ECE J.N.N. College of Engineering, Shimoga March 13, 2022
  • 2. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 3. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 4. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 5. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 6. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 7. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop 4 Step 4: State Excitation table Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 8. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop 4 Step 4: State Excitation table 5 Step 5: Obtaining Flip-Flop inputs using K map Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 9. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop 4 Step 4: State Excitation table 5 Step 5: Obtaining Flip-Flop inputs using K map 6 Step 6: Draw the circuit diagram based on K map equations Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 10. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Design a synchronous Mod 5 counter using J K flip-flop The following steps are used in designing a synchronous counter: 1 Step 1: No of Flip-Flops required 2 Step 2: Draw the State diagram 3 Step 3: Excitation table based on the type of Flip-Flop 4 Step 4: State Excitation table 5 Step 5: Obtaining Flip-Flop inputs using K map 6 Step 6: Draw the circuit diagram based on K map equations Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 2 / 9
  • 11. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
  • 12. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
  • 13. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
  • 14. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: 2n−1 <= N Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
  • 15. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: 2n−1 <= N 23−1 <= 5 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
  • 16. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: 2n−1 <= N 23−1 <= 5 For N=5, the number of flip flops required is 3 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
  • 17. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 1: No of Flip-Flops required Binary modulo 5 counter can count from 0 to 4. The number of flip flops ’n’ required for a modulo 5 counter is: 2n−1 <= N 23−1 <= 5 For N=5, the number of flip flops required is 3 Step 2: State diagram 001 100 011 010 000 0 4 3 2 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 3 / 9
  • 18. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 3: J K excitation table Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 4 / 9
  • 19. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 3: J K excitation table Table 1: J K excitation table Qn Qn+1 J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 001 100 011 010 000 0 4 3 2 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 4 / 9
  • 20. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 3: J K excitation table Table 1: J K excitation table Qn Qn+1 J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 001 100 011 010 000 0 4 3 2 1 Step 4: State excitation table Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 4 / 9
  • 21. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 3: J K excitation table Table 1: J K excitation table Qn Qn+1 J K 0 0 0 X 0 1 1 X 1 0 X 1 1 1 X 0 001 100 011 010 000 0 4 3 2 1 Step 4: State excitation table Present State Next State Flip flop Inputs Q3 Q2 Q1 Q3 Q2 Q1 J2 K2 J1 K1 J0 K0 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 0 0 0 X 1 0 X 0 X 1 0 1 - - - - - - - - - 1 1 0 - - - - - - - - - 1 1 1 - - - - - - - - - Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 4 / 9
  • 22. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 5: Obtaining Flip-Flop inputs using K map Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 5 / 9
  • 23. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 5: Obtaining Flip-Flop inputs using K map Present State Next State Flip flop Inputs Q3 Q2 Q1 Q3 Q2 Q1 J2 K2 J1 K1 J0 K0 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 0 0 0 X 1 0 X 0 X 1 0 1 - - - - - - - - - 1 1 0 - - - - - - - - - 1 1 1 - - - - - - - - - 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 0 2 1 0 J =Q Q 0 0 1 X X X X J2 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 2 K =1 X X X X X 1 K2 X X Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 5 / 9
  • 24. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 5: Obtaining Flip-Flop inputs using K map Present State Next State Flip flop Inputs Q3 Q2 Q1 Q3 Q2 Q1 J2 K2 J1 K1 J0 K0 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 0 0 0 X 1 0 X 0 X 1 0 1 - - - - - - - - - 1 1 0 - - - - - - - - - 1 1 1 - - - - - - - - - 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 0 1 0 J =Q X 1 X X X X 0 J1 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 X  1 0 K Q 0 X 1 X X X X K1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 6 / 9
  • 25. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 5: Obtaining Flip-Flop inputs using K map Present State Next State Flip flop Inputs Q3 Q2 Q1 Q3 Q2 Q1 J2 K2 J1 K1 J0 K0 0 0 0 0 0 1 0 X 0 X 1 X 0 0 1 0 1 0 0 X 1 X X 1 0 1 0 0 1 1 0 X X 0 1 X 0 1 1 1 0 0 1 X X 1 X 1 1 0 0 0 0 0 X 0 0 X 0 X 1 0 1 - - - - - - - - - 1 1 0 - - - - - - - - - 1 1 1 - - - - - - - - - 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0  2 0 J Q 1 X X X X 0 J0 0 7 6 5 4 3 2 1 0 1 00 01 11 10 Q2 Q1 Q0 X 0 K =1 X 1 1 X X X X K0 X 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 7 / 9
  • 26. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
  • 27. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations J2 = Q1Q0 K2 = 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
  • 28. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations J2 = Q1Q0 K2 = 1 J1 = Q0 K1 = Q0 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
  • 29. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations J2 = Q1Q0 K2 = 1 J1 = Q0 K1 = Q0 J0 = Q2 K0 = 1 Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
  • 30. Synchronous Counter Mod 5 Synchronous Counter using J K flip-flop Step 6: Draw the circuit diagram based on K map equations J2 = Q1Q0 K2 = 1 J1 = Q0 K1 = Q0 J0 = Q2 K0 = 1 2 J 2 K 2 Q 2 Q Ck FF 1 J 1 K 1 Q 1 Q Ck FF 0 J 0 K 0 Q 0 Q Ck FF Clk 1 Vcc 2 Q 1 Q 0 Q Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 8 / 9
  • 31. Thank You Dr. Manjunatha. P (JNNCE) Mod 5 Synchronous Counter using J K flip-flop March 13, 2022 9 / 9