NOTES

COMBINATIONAL
LOGIC CIRCUITS
CHAPTER 3
1
EEE3125
DIGITAL CIRCUITS
CHAPTER 7 FLIP FLOPS

CHAPTER 7 LEARNING
OUTCOMES:
• TO DISTINGUISH AND IDENTIFY LATCHES, SWITCHES AND SIGNAL CLOCK,
TRIGGERING LEVEL AND EDGE TRIGGERING,FLIP-FLOP (RS, JK, D AND T).
• TO DISTINGUISH AND IDENTIFY FLIP-FLOP MASTER SLAVE, SYNCHRONOUS
AND ASYNCHRONOUS INPUT.
• TO IDENTIFY SYMBOL OF THE IEEE AND ANSI, TIMING FLIP-FLOP AND SET AND
RESET FUNCTIONS.
Digital Systems: Principles and
Applications, 11/e
Ronald J. Tocci, Neal S. Widmer,
Gregory L. Moss

CHAPTER 7 INTRODUCTION
Applications, 11/e
Gregory L. Moss
• Block diagram of a general digital system that combines
combinational logic gates with memory devices.

Applications, 11/e
Gregory L. Moss
• The most important memory element is the flip-
flop (FF)—made up of an assembly of logic gates.
The flip-flop is known by other names,
including latch and bistable multivibrator.
CHAPTER 7 INTRODUCTION

NAND GATE LATCH
• THE NAND GATE LATCH OR SIMPLY LATCH IS A BASIC FF.
• INPUTS ARE SET AND CLEAR (RESET).
• INPUTS ARE ACTIVE-LOW—OUTPUT WILL CHANGE WHEN THE
INPUT IS PULSED LOW.
Applications, 11/e
Gregory L. Moss
– When the latch is set: Q = 1 and Q = 0
– When the latch is clear or reset: Q = 0 and Q = 1

NAND GATE LATCH – SETTING THE
LATCH (FF)
• PULSING THE SET INPUT TO THE 0 STATE...
• (A) Q = 0 PRIOR TO SET PULSE.
• (B) Q = 1 PRIOR TO SET PULSE.
Applications, 11/e
Gregory L. Moss
In both cases, Q ends up HIGH.

NAND GATE LATCH – RESETTING THE
LATCH (FF)
• PULSING RESET LOW WHEN...
• (A) Q = 0 PRIOR TO THE RESET PULSE.
• (B) Q = 1 PRIOR TO THE RESET PULSE.
Applications, 11/e
Gregory L. Moss
In each case, Q ends up LOW.

NAND GATE LATCH – ALTERNATE
REPRESENTATIONS
Applications, 11/e
Gregory L. Moss
NAND latch equivalent representations
and simplified block diagram.

NAND GATE LATCH - SUMMARY
• SUMMARY OF THE NAND LATCH:
• SET = 1, RESET = 1—NORMAL RESTING STATE, OUTPUTS REMAIN IN STATE
THEY WERE IN PRIOR TO INPUT.
• SET = 0, RESET = 1—OUTPUT WILL GO TO Q = 1 AND REMAINS THERE, EVEN
AFTER SET RETURNS HIGH.
• CALLED SETTING THE LATCH.
• SET = 1, RESET = 0—WILL PRODUCE Q = 0 LOW AND REMAINS THERE, EVEN
AFTER RESET RETURNS HIGH.
• CALLED CLEARING OR RESETTING THE LATCH.
Applications, 11/e
Gregory L. Moss
– SET = 0, RESET = 0—Tries to set and clear the latch
at the same time, and produces
• Output is unpredictable, and this input condition
should not be used.
Q = Q = 1.

Applications, 11/e
Gregory L. Moss

REVIEW QUESTIONS:
Applications, 11/e
Gregory L. Moss
The waveforms below are applied to the inputs of the NAND- latch.
Assume that initially Q=0, and determine the Q waveforms.
SET
RESET
1
1
Q
t1 t2 t3 t4 t5 t6

NOR GATE LATCH
Applications, 11/e
Gregory L. Moss
• Two cross-coupled NOR gates can be used as a NOR gate latch—similar to
the NAND latch.
– The Q and Q outputs are reversed.
The SET and RESET inputs are active-HIGH.
Output will change when the input is pulsed HIGH.

NOR GATE LATCH - SUMMARY
• SUMMARY OF THE NOR LATCH:
• SET = 0, RESET = 0—NORMAL RESTING STATE, NO EFFECT ON
OUTPUT STATE.
• SET = 1, RESET = 0—WILL ALWAYS SET Q = 1, WHERE IT REMAINS
EVEN AFTER SET RETURNS TO 0.
• SET = 0, RESET = 1—WILL ALWAYS CLEAR Q = 0, WHERE IT REMAINS
EVEN AFTER RESET RETURNS TO 0.
Applications, 11/e
Gregory L. Moss
– SET = 1, RESET = 1—Tries to set and reset the latch
at the same time, and produces
• Output is unpredictable, and this input condition
should not be used.
Q = Q = 0.

Applications, 11/e
Gregory L. Moss
Review Questions:
The waveforms below are applied to the inputs of the NOR- latch.
Assume that initially Q=0, and determine the Q waveforms.
SET
RESET
0
0
Q
t1 t2 t3 t4 t5 t6
0

DIGITAL PULSES
SIGNALS THAT SWITCH BETWEEN ACTIVE AND
INACTIVE STATES ARE CALLED PULSE WAVEFORMS.
Applications, 11/e
Gregory L. Moss
A negative pulse has
an active-LOW level.
In digital, there is a signal switches from a normal inactive state to the opposite (active)
state and returns to its inactive state while effect of the recently activated signal.
A pulse that performs
its intended function
when it goes LOW is
called a negative pulse
The transition at the
beginning of the pulse is
called the leading edge
and the transition at the
end of the pulse is called
the trailing edge

DIGITAL PULSES
Applications, 11/e
Gregory L. Moss
A positive pulse has
an active-HIGH level.
A pulse that performs
its intended function
when it goes HIGH is
called a positive pulse

DIGITAL PULSES
• IN ACTUAL CIRCUITS IT TAKES TIME FOR A PULSE WAVEFORM TO
CHANGE FROM ONE LEVEL TO THE OTHER.
• TRANSITION FROM LOW TO HIGH ON A POSITIVE PULSE IS CALLED
RISE TIME (TR).
Applications, 11/e
Gregory L. Moss
Measured between the 10% and 90% points
on the leading edge of the voltage waveform.

DIGITAL PULSES
• TRANSITION FROM HIGH TO LOW ON A POSITIVE PULSE IS CALLED
FALL TIME (TF).
Applications, 11/e
Gregory L. Moss
Measured between the 90%
and 10% points on the trailing
edge of the voltage waveform.

DIGITAL PULSES
• A PULSE ALSO HAS A DURATION—WIDTH—(TW).
Applications, 11/e
Gregory L. Moss
The time between the points when
the leading and trailing edges are
at 50% of the HIGH level voltage.

CLOCK SIGNALS AND CLOCKED FLIP-
FLOPS
• DIGITAL SYSTEMS CAN OPERATE EITHER ASYNCHRONOUSLY OR
SYNCHRONOUSLY.
• ASYNCHRONOUS SYSTEM—OUTPUTS CAN CHANGE STATE AT ANY
TIME THE INPUT(S) CHANGE.
• SYNCHRONOUS SYSTEM—OUTPUT CAN CHANGE STATE
ONLY AT A SPECIFIC TIME IN THE CLOCK CYCLE.
Applications, 11/e
Gregory L. Moss

FLOPS
• THE CLOCK SIGNAL IS A RECTANGULAR PULSE TRAIN OR SQUARE
WAVE.
• POSITIVE GOING TRANSITION (PGT)—CLOCK PULSE GOES FROM 0 TO
1.
• NEGATIVE GOING TRANSITION (NGT)—CLOCK PULSE GOES FROM 1
TO 0.
Applications, 11/e
Gregory L. Moss
Transitions are
also called edges.

• CLOCKED FFS CHANGE STATE ON ONE OR THE OTHER CLOCK
TRANSITIONS.
• CLOCK INPUTS ARE LABELED CLK, CK, OR CP.
Applications, 11/e
Gregory L. Moss
A small triangle at the CLK
input indicates that the input
is activated with a PGT.
A bubble and a triangle
indicates that the CLK input
is activated with a NGT.
FLOPS

• CONTROL INPUTS HAVE AN EFFECT ON THE OUTPUT ONLY AT THE
ACTIVE CLOCK TRANSITION (NGT OR PGT)—ALSO CALLED
SYNCHRONOUS CONTROL INPUTS.
• THE CONTROL INPUTS GET THE OUTPUTS READY TO CHANGE, BUT THE
CHANGE IS NOT TRIGGERED UNTIL THE CLK EDGE.
Applications, 11/e
Gregory L. Moss
FLOPS

• SETUP TIME (TS) IS THE MINIMUM TIME INTERVAL BEFORE THE
ACTIVE CLK TRANSITION THAT THE CONTROL INPUT MUST BE
KEPT AT THE PROPER LEVEL.
Applications, 11/e
Gregory L. Moss
Two timing requirements
must be met if a clocked
FF of to respond reliably
to its control inputs when
the active CLK transition
occurs.
The control inputs must
be stable (unchanging)
for at least a time
interval equal to ts (min)
prior to the clock
transition.
FLOPS

• HOLD TIME (TH) IS THE TIME FOLLOWING THE ACTIVE TRANSITION OF THE CLK,
DURING WHICH THE CONTROL
INPUT MUST KEPT AT THE PROPER LEVEL.
Applications, 11/e
Gregory L. Moss
The control inputs must be stable
(unchanging) for at least a time interval
equal to th (min) after to the clock
transition.
These time intervals are required to
allow for the propagation delays of the
internal gates that control the
operation of the flip-flop devices.
IC flip-flops will have minimum allowance ts and
tH values in the nanosecond range. Setup times
usually in the range of 5 to 50 ns, hold times
are generally from 0 to 10 ns. These times are
measured between the 50% points on the
transitions.
FLOPS

CLOCKED S-R FLIP-FLOP
Applications, 11/e
Gregory L. Moss
• The S and R inputs are synchronous control inputs, which
control the state the FF will go to when the clock pulse
occurs.
– The CLK input is the trigger input that causes the
FF to change states according to the S and R inputs.
• SET-RESET (or SET-CLEAR) FF will change states at
positive- or negative-going clock edges.

A CLOCKED S-R FLIP-FLOP TRIGGERED BY THE
POSITIVE-GOING EDGE OF THE CLOCK SIGNAL.
Applications, 11/e
Gregory L. Moss
The S and R inputs control the state of the FF in the same manner as
described earlier for the NOR gate latch, but the FF does not respond
to these inputs until the occurrence of the PGT of the clock signal.

Applications, 11/e
Gregory L. Moss
Waveforms of
the operation of
a clocked S-R
flip-flop triggered
by the positive-
going edge of a
clock pulse.

A CLOCKED S-R FLIP-FLOP TRIGGERED BY THE
NEGATIVE-GOING EDGE OF THE CLOCK SIGNAL.
Applications, 11/e
Gregory L. Moss
Both positive-edge and negative-edge
triggering FFs are used in digital systems.

CLOCKED S-R FLIP-FLOP– INTERNAL
CIRCUITRY
Applications, 11/e
Gregory L. Moss
• An edge-triggered S-R flip-flop circuit features:
– A basic NAND gate latch formed by
NAND-3 and NAND-4.
– A pulse-steering circuit formed by
NAND-1 and NAND-2.
– An edge-detector circuit.
The edge detector produces a
narrow positive going spike (CLK*)
The pulse-steering circuit “steers”
the spike through to the SET’ and
RESET’.
When S=1 and R=0, the CLK* signal
is inverted and passes through NAND-1
to produce LOW pulse at the SET ‘
input of the latch that sets Q=1
When S=0, R=1, the CLK* signal is
inverted and passes through the
NAND-2 to produce a low pulse at the
RESET ‘ input of the latch that resets
Q=0.

Applications, 11/e
Gregory L. Moss
• Implementation of edge-detector circuits used in edge-triggered flip-
flops:
– (a) PGT; (b) NGT.
The duration of the CLK* pulses is typically 2–5 ns.
CLOCKED S-R FLIP-FLOP– INTERNAL
CIRCUITRY

CLOCKED J-K FLIP-FLOP
• OPERATES LIKE THE S-R FF.
• J IS SET, K IS CLEAR.
• WHEN J AND K ARE BOTH HIGH, OUTPUT IS TOGGLED
TO THE OPPOSITE STATE.
• MAY BE POSITIVE GOING OR NEGATIVE GOING CLOCK
TRIGGER.
• MUCH MORE VERSATILE THAN THE S-R FLIP-FLOP, AS IT
HAS NO AMBIGUOUS STATES.
• HAS THE ABILITY TO DO EVERYTHING THE S-R FF DOES,
PLUS OPERATES IN TOGGLE MODE.
Applications, 11/e
Gregory L. Moss

CLOCKED J-K FLIP-FLOP THAT RESPONDS
ONLY TO THE POSITIVE EDGE OF THE CLOCK.
Applications, 11/e
Gregory L. Moss
Initial Q=1

CLOCKED J-K FLIP-FLOP THAT RESPONDS
ONLY TO THE NEGATIVE EDGE OF THE CLOCK.
Applications, 11/e
Gregory L. Moss

Applications, 11/e
Gregory L. Moss
• The internal circuitry of an edge-triggered J-K
flip-flop contains the same three sections as
the edge-triggered S-R flip-flop.

CLOCKED D FLIP-FLOP
D FLIP-FLOP THAT TRIGGERS ONLY ON
POSITIVE-GOING TRANSITIONS.
Applications, 11/e
Gregory L. Moss
D stands for Data
Has only one synchronous control
input
Q will go the same state that is
present on the D
Q initial=1

CLOCKED D FLIP-FLOP -
IMPLEMENTATION
• AN EDGE-TRIGGERED D FLIP-FLOP IS IMPLEMENTED BY ADDING A
SINGLE INVERTER TO THE EDGE-TRIGGERED J-K FLIP-FLOP.
• THE SAME CAN BE DONE TO CONVERT A S-R FLIP-FLOP
TO A D FLIP-FLOP.
Applications, 11/e
Gregory L. Moss
Edge-triggered D flip-flop
implementation from a J-K flip-flop.

CLOCKED D FLIP-FLOP – PARALLEL
DATA TRANSFER
OUTPUTS X, Y, Z ARE TO BE TRANSFERRED
TO FFS Q1, Q2, AND Q3 FOR STORAGE.
Applications, 11/e
Gregory L. Moss
Using D flip-flops, levels
present at X, Y & Z will be
transferred to Q1, Q2 & Q3,
upon application of a
TRANSFER pulse to the
common CLK inputs.
Q output is the same as the D
input

CLOCKED D FLIP-FLOP – PARALLEL
DATA TRANSFER
Applications, 11/e
Gregory L. Moss
This is an example of parallel
data transfer of binary data—
the three bits X, Y & Z are
transferred simultaneously.
OUTPUTS X, Y, Z ARE TO BE TRANSFERRED
TO FFS Q1, Q2, AND Q3 FOR STORAGE.

D LATCH (TRANSPARENT LATCH)
• THE EDGE-TRIGGERED D FLIP-FLOP USES AN EDGE-DETECTOR
CIRCUIT TO ENSURE THE OUTPUT RESPONDS TO THE D INPUT
ONLY ON ACTIVE TRANSITION OF THE CLOCK.
• IF THIS EDGE DETECTOR IS NOT USED, THE RESULTANT CIRCUIT
OPERATES AS A D LATCH.
Applications, 11/e
Gregory L. Moss

D LATCH STRUCTURE, FUNCTION TABLE, LOGIC SYMBOL.
Applications, 11/e
Gregory L. Moss

• THE CIRCUIT CONTAINS THE NAND LATCH AND THE STEERING
NAND GATES 1 AND 2 WITHOUT THE EDGE-DETECTOR CIRCUIT.
Applications, 11/e
Gregory L. Moss
– Its effect on the Q and Q outputs is not restricted to
occurring only on its transitions
• The common input to the steering gates is called
an enable input (abbreviated EN)—rather than a
clock input.

ASYNCHRONOUS INPUTS
• INPUTS THAT DEPEND ON THE CLOCK ARE SYNCHRONOUS. THE SYNCHRONOUS
INPUT MUST USE A CLOCK SIGNAL TO TRIGGER THE FFS.
• MOST CLOCKED FFS HAVE ONE OR MORE ASYNCHRONOUS INPUTS THAT DO NOT
DEPEND ON THE CLOCK.
• LABELS PRESET & CLEAR ARE USED FOR ASYNCHRONOUS INPUTS.
• THESE ASYNCHRONOUS INPUTS CAN BE USED TO SET THE FF TO THE 1 STATE
OR CLEAR TO 0 STATE AT ANYTIME, REGARDLESS OF THE CONDITIONS AT THE
OTHER INPUTS.
• THE ASYNCHRONOUS INPUTS ARE OVERRIDE INPUTS
• ACTIVE-LOW ASYNCHRONOUS INPUTS WILL HAVE A BAR OVER THE LABELS AND
INVERSION BUBBLES.
• IF THE ASYNCHRONOUS INPUTS ARE NOT USED THEY WILL BE TIED TO THEIR
INACTIVE STATE.
Applications, 11/e
Gregory L. Moss

Applications, 11/e
Gregory L. Moss
Clocked J-K flip-flop with asynchronous inputs.
At PRE =CLR =1, the asynchronous inputs are inactive
PRE’=0, CLR’=1, the PRE’ is activated, Q=1
PRE’=1, CLR’=0, the CLR’ is activated,Q=0
PRE’=CLR’=0, ambiguous
ASYNCHRONOUS INPUTS

• IC MANUFACTURERS DO NOT ALL AGREE ON THE
NOMENCLATURE FOR ASYNCHRONOUS INPUTS.
• THE MOST COMMON DESIGNATIONS ARE PRE (PRESET) AND
CLR (CLEAR).
• CLEARLY DISTINGUISHED FROM SYNCHRONOUS SET & RESET.
• LABELS SUCH AS S-D (DIRECT SET) AND R-D (DIRECT RESET)
ARE ALSO USED.
Applications, 11/e
Gregory L. Moss
ASYNCHRONOUS INPUTS

EXAMPLE : ASYNCHRONOUS INPUTS
Applications, 11/e
Gregory L. Moss
A J-K FF that responds to a NGT on its clock
input and has active-LOW asynchronous inputs.

FLIP-FLOP TIMING CONSIDERATIONS -
PARAMETERS
• IMPORTANT TIMING PARAMETERS:
• SETUP AND HOLD TIMES
• PROPAGATION DELAY—TIME FOR A SIGNAL AT THE INPUT TO BE SHOWN AT
THE OUTPUT. (TPLH AND TPHL)
• MAXIMUM CLOCKING FREQUENCY—HIGHEST CLOCK FREQUENCY THAT WILL
GIVE A RELIABLE OUTPUT. (FMAX)
• CLOCK PULSE HIGH AND LOW TIMES—MINIMUM CLOCK-TIME BETWEEN
HIGH/LOW CHANGES.( TW(L); TW(H) )
• ASYNCHRONOUS ACTIVE PULSE WIDTH—TIME THE
CLOCK MUST HIGH BEFORE GOING LOW, AND LOW
BEFORE GOING HIGH.
• CLOCK TRANSITION TIMES—MAXIMUM TIME FOR CLOCK TRANSITIONS,
• LESS THAN 50 NS FOR TTL ; 200 NS FOR CMOS
Applications, 11/e
Gregory L. Moss

FLIP-FLOP TIMING CONSIDERATIONS -
PARAMETERS
Applications, 11/e
Gregory L. Moss
FF propagation delays.
Clock Pulse HIGH and LOW and Asynch pulse width.

FLIP-FLOP TIMING CONSIDERATIONS –
ACTUAL IC VALUES
Applications, 11/e
Gregory L. Moss
Timing values for FFs
from manufacturer
data books.
All of the listed values
are minimum values,
except propagation
delays, which are
maximum values.

Applications, 11/e
Gregory L. Moss
Review Questions
1. True or False : A j-K flip-flop can be used as an S-R flip-flop, but an S-R flip-
flop cannot be used as a J-K flip-flop.
2. Does a J-K flip-flop have any ambiguous input conditions?
3. What a J-K input condition will always set Q upon occurrence of the active
CLK transition?
4. Describe how a D latch operates differently from an edge-triggered D flip-flop.
5. True of False: A D latch is in its transparent mode when EN=0.
6. True or False: In a D latch, the D input can effect Q only when EN=1.
7. How does the operation of an asynchronous input differ from that of a
synchronous input?
8. Can a D flip-flop respond to its D and CLK inputs while PRE’=1?

FLIP-FLOP APPLICATIONS
• EXAMPLES OF APPLICATIONS:
• COUNTING; STORING BINARY DATA
• TRANSFERRING BINARY DATA BETWEEN LOCATIONS
• MANY FF APPLICATIONS ARE CATEGORIZED SEQUENTIAL.
• OUTPUT FOLLOWS A PREDETERMINED SEQUENCE OF STATES.
• WITH A NEW STATE OCCURRING EACH TIME A CLOCK PULSE OCCURS
Applications, 11/e
Gregory L. Moss

FLIP-FLOP SYNCHRONIZATION
• MOST SYSTEMS ARE PRIMARILY SYNCHRONOUS IN OPERATION—IN THAT
CHANGES DEPEND ON THE CLOCK.
• ASYNCHRONOUS AND SYNCHRONOUS OPERATIONS ARE
OFTEN COMBINED—FREQUENTLY THROUGH HUMAN INPUT.
• THE RANDOM NATURE OF ASYNCHRONOUS INPUTS CAN
RESULT IN UNPREDICTABLE RESULTS.
Applications, 11/e
Gregory L. Moss
The asynchronous signal A can produce partial pulses at X.
A is used to control the passage of
the clock signal through the AND gate
so that clock pulses appear at output
X only as long as A is HIGH
This type of output is
often not acceptable

FLIP-FLOP SYNCHRONIZATION
AN EDGE-TRIGGERED D
FLIP-FLOP
SYNCHRONIZES THE
ENABLING OF THE AND
GATE TO THE NGTS OF
THE CLOCK.
Applications, 11/e
Gregory L. Moss
When A goes HIGH, Q will
not go HIGH until the next
NGT. This HIGH at Q will
enable the AND gate to pass
subsequent complete clock
pulses to X.
When A returns LOW, Q will
not go LOW until the next
NGT. Thus, the AND gate will
not inhibit the clock pulse.

DETECTING AN INPUT SEQUENCE
• FFS PROVIDE FEATURES PURE COMBINATIONAL LOGIC GATES DO NOT—
IN MANY SITUATIONS, OUTPUT ACTIVATES ONLY WHEN INPUTS
ACTIVATE IN A CERTAIN SEQUENCE
• THIS REQUIRES THE STORAGE CHARACTERISTIC OF FFS.
Applications, 11/e
Gregory L. Moss
Clocked D flip-flop used to respond to a particular sequence of inputs.
To work properly, A must go HIGH,
prior to B, by at least an amount
of time equal to FF setup time.
AND gate used to determine when 2 inputs A and B are both HIGH but its o/p will respond
the same regardless of which i/p goes HIGH first.
Suppose we want to generate a HIGH o/p only if A goes HIGH and then B goes HIGH some
time later.

DATA STORAGE AND TRANSFER
• FFS ARE COMMONLY USED FOR STORAGE AND TRANSFER
OF BINARY DATA.
• GROUPS USED FOR STORAGE ARE REGISTERS.
• DATA TRANSFERS TAKE PLACE WHEN DATA IS MOVED BETWEEN
REGISTERS OR FFS.
• SYNCHRONOUS TRANSFERS TAKE PLACE AT CLOCK PGT/NGT.
• ASYNCHRONOUS TRANSFERS ARE CONTROLLED BY PRE & CLR.
Applications, 11/e
Gregory L. Moss

DATA STORAGE AND TRANSFER –
SYNCHRONOUS
Applications, 11/e
Gregory L. Moss
Synchronous data transfer operation by various clocked FFs.
CLK inputs are used to perform the transfer.

ASYNCHRONOUS
Applications, 11/e
Gregory L. Moss
Asynchronous data transfer operation.
PRE and CLR inputs are used to perform the transfer.
Figure shows how an asyn transfer can
be accomplished using PRE and CLR
inputs of any type of FF.
When the Transfer ENA is LOW, no effect in the FF outputs
When the Transfer ENA is HIGH, the output B of FF will set or clear

PARALLEL
TRANSFERRING THE
BITS OF A REGISTER
SIMULTANEOUSLY
IS A PARALLEL
TRANSFER.
Applications, 11/e
Gregory L. Moss

SERIAL DATA TRANSFER – SHIFT
REGISTER
• A SHIFT REGISTER IS A GROUP OF FFS ARRANGED SO THE BINARY
NUMBERS STORED IN THE FFS ARE SHIFTED FROM ONE FF TO THE NEXT,
FOR EVERY CLOCK PULSE.
Applications, 11/e
Gregory L. Moss
J-K flip-flops operated as a four-bit shift register.

REGISTER
INPUT DATA ARE SHIFTED
LEFT TO RIGHT FROM FF
TO FF AS SHIFT PULSES
ARE APPLIED.
Applications, 11/e
Gregory L. Moss
In this shift-register arrangement,
it is necessary to have FFs with
very small hold time requirements.
There are times when the J, K
inputs are changing at about the
same time as the CLK transition.

REGISTER
TWO CONNECTED THREE-BIT SHIFT REGISTERS.
Applications, 11/e
Gregory L. Moss
The contents of the X register will be serially
transferred (shifted) into register Y.
The D flip-flops in each shift register require
fewer connections than J-K flip-flops.

REGISTER
Applications, 11/e
Gregory L. Moss
Two connected three-bit shift registers.
The complete transfer of the three bits
of data requires three shift pulses.

REGISTER
Applications, 11/e
Gregory L. Moss
On each pulse NGT, each FF takes on the value
stored in the FF on its left prior to the pulse.

Applications, 11/e
Gregory L. Moss
On each pulse NGT, each FF takes on the value
stored in the FF on its left prior to the pulse.
REGISTER

REGISTER
THE 101 STORED IN THE X
REGISTER HAS NOW BEEN
SHIFTED INTO THE Y
REGISTER.
THE X REGISTER HAS LOST
ITS ORIGINAL DATA, AND IS
AT 000.
Applications, 11/e
Gregory L. Moss
The 1 initially in X2 is in Y2.
After three pulses:

SERIAL DATA TRANSFER VS. PARALLEL
• FFS IN CAN JUST AS EASILY BE CONNECTED SO THAT INFORMATION
SHIFTS FROM RIGHT TO LEFT.
• NO GENERAL ADVANTAGE OF ONE DIRECTION OVER ANOTHER.
• OFTEN DICTATED BY THE NATURE OF THE
APPLICATION.
• PARALLEL TRANSFER REQUIRES MORE INTERCONNECTIONS BETWEEN
SENDING & RECEIVING REGISTERS THAN SERIAL.
• MORE CRITICAL WHEN A GREATER NUMBER OF BITS OF ARE BEING
TRANSFERRED.
• OFTEN, A COMBINATION OF TYPES IS USED
• TAKING ADVANTAGE OF PARALLEL TRANSFER SPEED AND SERIAL TRANSFER
THE ECONOMY AND SIMPLICITY OF SERIAL TRANSFER.
Applications, 11/e
Gregory L. Moss

NOTES

More Related Content

What's hot (20)

Similar to NOTES (20)

Recently uploaded (20)

NOTES