SlideShare a Scribd company logo
PARTIALLY PARALLEL ENCODER ARCHITECTURE
FOR LONG POLAR CODES
ABSTRACT:
Due to the channel achieving property, the polar code has become one of the most
favorable error-correcting codes. As the polar code achieves the property asymptotically,
however, it should be long enough to have a good error-correcting performance. Although the
previous fully parallel encoder is intuitive and easy to implement, it is not suitable for long polar
codes because of the huge hardware complexity required. In this brief, we analyze the encoding
process in the viewpoint of very-large-scale integration implementation and propose a new
efficient encoder architecture that is adequate for long polar codes and effective in alleviating the
hardware complexity. As the proposed encoder allows high-throughput encoding with small
hardware complexity, it can be systematically applied to the design of any polar code and to any
level of parallelism.
.
.
.

More Related Content

DOCX
Punit_Shah_resume
PDF
Resume_Gautham
DOC
Communication Design Engineer
PDF
Design And Simulation of Electronic Circuits Lec_01
PDF
Shreeve dv club_ams
PDF
Lear unified env_paper-1
PDF
Gayathri_Physical_Design_Intel
PDF
Resume srishail upadhye
Punit_Shah_resume
Resume_Gautham
Communication Design Engineer
Design And Simulation of Electronic Circuits Lec_01
Shreeve dv club_ams
Lear unified env_paper-1
Gayathri_Physical_Design_Intel
Resume srishail upadhye

What's hot (19)

PPTX
Vlsi design flow
PPTX
Embedded system
DOCX
รายงานการทำ Lab วันที่ 10 ธันวาคม
PDF
Design of high speed adders for efficient digital design blocks
PPTX
Summer training vhdl
PDF
Himanshu Shivhar (1)
PDF
Resume_Kousik_Dan
PDF
Introduction of A Lightweight Stage-Programming Framework
PDF
Summer training vhdl
PDF
Vlsi Projects titles 2018 19
PDF
vlsi projects using verilog code 2014-2015
PDF
Ramesh resume
PDF
Br4201458461
PPTX
Design & implementation of high speed carry select adder
PPTX
PDF
Modeling an Embedded Device for PSpice Simulation
PPT
Điện tử số thầy Phạm Ngọc Nam.
PDF
Summer training vhdl
Vlsi design flow
Embedded system
รายงานการทำ Lab วันที่ 10 ธันวาคม
Design of high speed adders for efficient digital design blocks
Summer training vhdl
Himanshu Shivhar (1)
Resume_Kousik_Dan
Introduction of A Lightweight Stage-Programming Framework
Summer training vhdl
Vlsi Projects titles 2018 19
vlsi projects using verilog code 2014-2015
Ramesh resume
Br4201458461
Design & implementation of high speed carry select adder
Modeling an Embedded Device for PSpice Simulation
Điện tử số thầy Phạm Ngọc Nam.
Summer training vhdl
Ad

Similar to Partially parallel encoder architecture for long polar codes (20)

DOCX
Partially parallel encoder architecture for long polar codes
DOCX
High throughput ldpc-decoder architecture using efficient comparison techniqu...
PDF
PDF
Successive cancellation decoding of polar codes using new hybrid processing ...
PPT
My profile
PDF
Lec 04.4_Video compression standards_H.264 Only_Intra_InterModes_OK_Tham khao...
PPT
Wireless Sensor Network
PDF
DVBS2-MSc-Eng
PDF
Vlsics08
PDF
www.ijerd.com
PPT
Video coding technology proposal by
PPT
Video coding technology proposal by
PPT
Video coding technology proposal by
PPT
Video coding technology proposal by
PDF
IRJET-Study of Performance analysis of Wind Tunnel Simulation of Pollutant Di...
PDF
Actively seeking for an opportunity in VLSI domain
PPTX
Hard IP Core design | Convolution Encoder
DOCX
CV-RENJINIK-27062016
PDF
Ek31903907
PPTX
FPGA Design for Embedded Systems BY Embedded Hash
Partially parallel encoder architecture for long polar codes
High throughput ldpc-decoder architecture using efficient comparison techniqu...
Successive cancellation decoding of polar codes using new hybrid processing ...
My profile
Lec 04.4_Video compression standards_H.264 Only_Intra_InterModes_OK_Tham khao...
Wireless Sensor Network
DVBS2-MSc-Eng
Vlsics08
www.ijerd.com
Video coding technology proposal by
Video coding technology proposal by
Video coding technology proposal by
Video coding technology proposal by
IRJET-Study of Performance analysis of Wind Tunnel Simulation of Pollutant Di...
Actively seeking for an opportunity in VLSI domain
Hard IP Core design | Convolution Encoder
CV-RENJINIK-27062016
Ek31903907
FPGA Design for Embedded Systems BY Embedded Hash
Ad

More from I3E Technologies (20)

PPTX
Design of a low voltage low-dropout regulator
PPTX
An efficient constant multiplier architecture based on vertical horizontal bi...
PPTX
Aging aware reliable multiplier design with adaptive hold logic
PPTX
A high performance fir filter architecture for fixed and reconfigurable appli...
PPTX
A generalized algorithm and reconfigurable architecture for efficient and sca...
PPTX
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
PPTX
Reverse converter design via parallel prefix adders novel components, method...
PPTX
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
PPTX
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
PPTX
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
PPTX
Ultrasparse ac link converters
PPTX
Single inductor dual-output buck–boost power factor correction converter
PPTX
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
PPTX
Resonance analysis and soft switching design of isolated boost converter with...
PPTX
Reliability evaluation of conventional and interleaved dc–dc boost converters
PPTX
Power factor corrected zeta converter based improved power quality switched m...
PPTX
Pfc cuk converter fed bldc motor drive
PPTX
Optimized operation of current fed dual active bridge dc dc converter for pv ...
PPTX
Online variable topology type photovoltaic grid-connected inverter
Design of a low voltage low-dropout regulator
An efficient constant multiplier architecture based on vertical horizontal bi...
Aging aware reliable multiplier design with adaptive hold logic
A high performance fir filter architecture for fixed and reconfigurable appli...
A generalized algorithm and reconfigurable architecture for efficient and sca...
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
Reverse converter design via parallel prefix adders novel components, method...
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Ultrasparse ac link converters
Single inductor dual-output buck–boost power factor correction converter
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Resonance analysis and soft switching design of isolated boost converter with...
Reliability evaluation of conventional and interleaved dc–dc boost converters
Power factor corrected zeta converter based improved power quality switched m...
Pfc cuk converter fed bldc motor drive
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Online variable topology type photovoltaic grid-connected inverter

Recently uploaded (20)

PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
additive manufacturing of ss316l using mig welding
PPTX
Recipes for Real Time Voice AI WebRTC, SLMs and Open Source Software.pptx
PPT
Project quality management in manufacturing
PPTX
Construction Project Organization Group 2.pptx
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PDF
Digital Logic Computer Design lecture notes
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PDF
composite construction of structures.pdf
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Operating System & Kernel Study Guide-1 - converted.pdf
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
additive manufacturing of ss316l using mig welding
Recipes for Real Time Voice AI WebRTC, SLMs and Open Source Software.pptx
Project quality management in manufacturing
Construction Project Organization Group 2.pptx
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
Digital Logic Computer Design lecture notes
Internet of Things (IOT) - A guide to understanding
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Model Code of Practice - Construction Work - 21102022 .pdf
R24 SURVEYING LAB MANUAL for civil enggi
CYBER-CRIMES AND SECURITY A guide to understanding
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
composite construction of structures.pdf
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx

Partially parallel encoder architecture for long polar codes

  • 1. PARTIALLY PARALLEL ENCODER ARCHITECTURE FOR LONG POLAR CODES ABSTRACT: Due to the channel achieving property, the polar code has become one of the most favorable error-correcting codes. As the polar code achieves the property asymptotically, however, it should be long enough to have a good error-correcting performance. Although the previous fully parallel encoder is intuitive and easy to implement, it is not suitable for long polar codes because of the huge hardware complexity required. In this brief, we analyze the encoding process in the viewpoint of very-large-scale integration implementation and propose a new efficient encoder architecture that is adequate for long polar codes and effective in alleviating the hardware complexity. As the proposed encoder allows high-throughput encoding with small hardware complexity, it can be systematically applied to the design of any polar code and to any level of parallelism. . . .