SlideShare a Scribd company logo
Phase Locked LoopPhase Locked Loop
DesignDesign
T.Kalavathi DeviT.Kalavathi Devi
ASPASP
EIEEIE
Kongu Engineering CollegeKongu Engineering College
IntroductionIntroduction
 What is a PLL?What is a PLL?
 Control System RepresentationControl System Representation
 Parts of a PLLParts of a PLL
 PLL in SimulinkPLL in Simulink
What is a PLL?What is a PLL?
 Digital frequency control systemDigital frequency control system
 Generate high speed oscillationsGenerate high speed oscillations
 Acquire and track signalsAcquire and track signals
• Radio Frequency DemodulationRadio Frequency Demodulation
• DX-ingDX-ing
• RF communicationsRF communications
Control system representationControl system representation
Modeling a PLLModeling a PLL
PLL Control SystemPLL Control System
Parts of a PLLParts of a PLL
 Phase DetectorPhase Detector
 FilterFilter
 Voltage Controlled OscillatorVoltage Controlled Oscillator
 Programmable CounterProgrammable Counter
Parts of a PLLParts of a PLL
 Phase DetectorPhase Detector
 Acts as comparitorActs as comparitor
 Produces a voltage proportional to the phaseProduces a voltage proportional to the phase
difference between input and output signaldifference between input and output signal
 Voltage becomes a control signalVoltage becomes a control signal
Parts of a PLLParts of a PLL
 FilterFilter
 Determines dynamic characteristics of PLLDetermines dynamic characteristics of PLL
 Specify Capture Range (bandwidth)Specify Capture Range (bandwidth)
 Specify Tracking RangeSpecify Tracking Range
 Receives signal from Phase Detector and filtersReceives signal from Phase Detector and filters
accordinglyaccordingly
Parts of a PLLParts of a PLL
 Voltage Controlled OscillatorVoltage Controlled Oscillator
 Set tuning rangeSet tuning range
 Set noise marginSet noise margin
 Creates low noise clock oscillationCreates low noise clock oscillation
Parts of a PLLParts of a PLL
 DividerDivider
 Divides the VCO output by the degree of the openDivides the VCO output by the degree of the open
loop gainloop gain
 Feedback loop allows phase comparisonFeedback loop allows phase comparison
PLL in SimulinkPLL in Simulink
Thank youThank you

More Related Content

PPTX
PLL & DLL DESIGN IN SIMULINK MATLAB
PPTX
Phase locked loop design
PPTX
Phase locked loop
PPTX
Phase Locked Loop (PLL)
PPTX
Phase locked loop
PPT
PHASE LOCKED LOOP FOR GSM 900
PDF
Introduction to pll
PPT
Directed decision phase locked loop
PLL & DLL DESIGN IN SIMULINK MATLAB
Phase locked loop design
Phase locked loop
Phase Locked Loop (PLL)
Phase locked loop
PHASE LOCKED LOOP FOR GSM 900
Introduction to pll
Directed decision phase locked loop

What's hot (20)

PPTX
Pll ppt
PDF
Ee443 phase locked loop - paper - schwappach and brandy
PDF
Phase locked loop
PPTX
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
PPTX
PPTX
Phase lock loop (pll)
PPTX
Phase lockedLoop
PDF
Design of all digital phase locked loop (d pll) with fast acquisition time
PPTX
DPLL PRESENTATION
PDF
Frequency Synthesis and Clock Generation for High Speed Systems - VE2013
PPT
Clock Generator/Jitter Cleaner with Integrated VCOs
PPT
Frequency Synthesized Signal Generator
PPTX
Presentation 3 PLL_Analog_digital.pptx
PPT
Timing Generators and ClockCleaner Solutions
PPTX
Pll in lpc2148
PPT
All Digital Phase Lock Loop 03 12 09
PDF
Pll ppt
Ee443 phase locked loop - paper - schwappach and brandy
Phase locked loop
Phase Locked Loop with Filter Banks for High Data Rate Satellite Link
Phase lock loop (pll)
Phase lockedLoop
Design of all digital phase locked loop (d pll) with fast acquisition time
DPLL PRESENTATION
Frequency Synthesis and Clock Generation for High Speed Systems - VE2013
Clock Generator/Jitter Cleaner with Integrated VCOs
Frequency Synthesized Signal Generator
Presentation 3 PLL_Analog_digital.pptx
Timing Generators and ClockCleaner Solutions
Pll in lpc2148
All Digital Phase Lock Loop 03 12 09
Ad

Similar to Phase locked loop design (20)

PPTX
phase ppt.pptx
PPTX
07-ECE623-S12-PLL & DLL Basicdferedfhs.pptx
PPTX
L6_S18_Introduction to PLL.pptx
PPTX
LIC-Unit-IV-PLL.pptx
PPTX
Introduction to PLL - phase loop lock diagram
PPTX
LIC-Unit-IV - Special IC - PLL -001.pptx
PDF
4 ijaems nov-2015-4-fsk demodulator- case study of pll application
PPTX
DRAM PPT ADVANTAGES AND DISADVANTAGES APPLICATION
PDF
2007_05_Fischette.pdf
PPTX
PLL.pptx In the synchronized or “locked”
ODP
PDF
Pll ieee Format
PPTX
Phase locked loops - linear integrated circuits
PDF
PLL Note
PDF
محاضرة 6.pdf
PPTX
L6_S18_Introduction to PLL.pptx
PDF
wepik-phase-locked-loop-20230425014233.pdf
PDF
Design and Analysis of Second and Third Order PLL at 450MHz
PPT
introduction to PLL.ppt
PPTX
Unit 6 PLLs.pptx
phase ppt.pptx
07-ECE623-S12-PLL & DLL Basicdferedfhs.pptx
L6_S18_Introduction to PLL.pptx
LIC-Unit-IV-PLL.pptx
Introduction to PLL - phase loop lock diagram
LIC-Unit-IV - Special IC - PLL -001.pptx
4 ijaems nov-2015-4-fsk demodulator- case study of pll application
DRAM PPT ADVANTAGES AND DISADVANTAGES APPLICATION
2007_05_Fischette.pdf
PLL.pptx In the synchronized or “locked”
Pll ieee Format
Phase locked loops - linear integrated circuits
PLL Note
محاضرة 6.pdf
L6_S18_Introduction to PLL.pptx
wepik-phase-locked-loop-20230425014233.pdf
Design and Analysis of Second and Third Order PLL at 450MHz
introduction to PLL.ppt
Unit 6 PLLs.pptx
Ad

Recently uploaded (20)

PPTX
Current and future trends in Computer Vision.pptx
PPTX
bas. eng. economics group 4 presentation 1.pptx
PDF
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
PPTX
Artificial Intelligence
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PDF
PPT on Performance Review to get promotions
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
OOP with Java - Java Introduction (Basics)
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
DOCX
573137875-Attendance-Management-System-original
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPTX
CH1 Production IntroductoryConcepts.pptx
PPTX
Construction Project Organization Group 2.pptx
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PPTX
additive manufacturing of ss316l using mig welding
PDF
Well-logging-methods_new................
PPTX
Foundation to blockchain - A guide to Blockchain Tech
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Current and future trends in Computer Vision.pptx
bas. eng. economics group 4 presentation 1.pptx
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
Artificial Intelligence
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPT on Performance Review to get promotions
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
OOP with Java - Java Introduction (Basics)
Fundamentals of safety and accident prevention -final (1).pptx
573137875-Attendance-Management-System-original
R24 SURVEYING LAB MANUAL for civil enggi
CH1 Production IntroductoryConcepts.pptx
Construction Project Organization Group 2.pptx
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
additive manufacturing of ss316l using mig welding
Well-logging-methods_new................
Foundation to blockchain - A guide to Blockchain Tech
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT

Phase locked loop design

  • 1. Phase Locked LoopPhase Locked Loop DesignDesign T.Kalavathi DeviT.Kalavathi Devi ASPASP EIEEIE Kongu Engineering CollegeKongu Engineering College
  • 2. IntroductionIntroduction  What is a PLL?What is a PLL?  Control System RepresentationControl System Representation  Parts of a PLLParts of a PLL  PLL in SimulinkPLL in Simulink
  • 3. What is a PLL?What is a PLL?  Digital frequency control systemDigital frequency control system  Generate high speed oscillationsGenerate high speed oscillations  Acquire and track signalsAcquire and track signals • Radio Frequency DemodulationRadio Frequency Demodulation • DX-ingDX-ing • RF communicationsRF communications
  • 4. Control system representationControl system representation
  • 6. PLL Control SystemPLL Control System
  • 7. Parts of a PLLParts of a PLL  Phase DetectorPhase Detector  FilterFilter  Voltage Controlled OscillatorVoltage Controlled Oscillator  Programmable CounterProgrammable Counter
  • 8. Parts of a PLLParts of a PLL  Phase DetectorPhase Detector  Acts as comparitorActs as comparitor  Produces a voltage proportional to the phaseProduces a voltage proportional to the phase difference between input and output signaldifference between input and output signal  Voltage becomes a control signalVoltage becomes a control signal
  • 9. Parts of a PLLParts of a PLL  FilterFilter  Determines dynamic characteristics of PLLDetermines dynamic characteristics of PLL  Specify Capture Range (bandwidth)Specify Capture Range (bandwidth)  Specify Tracking RangeSpecify Tracking Range  Receives signal from Phase Detector and filtersReceives signal from Phase Detector and filters accordinglyaccordingly
  • 10. Parts of a PLLParts of a PLL  Voltage Controlled OscillatorVoltage Controlled Oscillator  Set tuning rangeSet tuning range  Set noise marginSet noise margin  Creates low noise clock oscillationCreates low noise clock oscillation
  • 11. Parts of a PLLParts of a PLL  DividerDivider  Divides the VCO output by the degree of the openDivides the VCO output by the degree of the open loop gainloop gain  Feedback loop allows phase comparisonFeedback loop allows phase comparison
  • 12. PLL in SimulinkPLL in Simulink