SlideShare a Scribd company logo
8/16/2013

1
A technique used in advanced microprocessors
where it begins executing a second instruction
before the first has been completed.

Decomposing the sequential process into suboperation.

8/16/2013

2
8/16/2013

3
 The pipeline is divided into segments and each

segment can execute it operation concurrently
with the other segments.

8/16/2013

4
8/16/2013

5
8/16/2013

6
R1

Ai , R2
Bi
Input Ai and Bi

R3

R1 * R2, R4

Ci

Multiply and input Ci

R5

R3 + R4
Add Ci to product

8/16/2013

7
8/16/2013

8
Let, 100 task to be completed,
K be no. of pipeline stage =4
Tp be one clock cycle time = 20
Tn= time required by single task =Tp * K

8/16/2013

9
Case: Non-pipelined machine
T=n*Tn
=100*80
=8000 ns

Case: Pipelined machine
T=(K+n-1) * Tp
=103*20
=2060 ns

8/16/2013

10
Speed Up ratio:
n*Tn

(K+n-1) * Tp
8000
2060
Ans: 3.88
8/16/2013

11
1)
2)
3)

4)
5)

6)

Hardware or software implementation – pipelining can be
implemented in either software or hardware.
Large or Small Scale – Stations in a pipeline can range from simplistic to
powerful, and a pipeline can range in length from short to long.
Synchronous or asynchronous flow – A synchronous pipeline operates
like an assembly line: at a given time, each station is processing some
amount of information. A asynchronous pipeline, allow a station to
forward information at any time.
Buffered or unbuffered flow – One stage of pipeline sends data directly
to another one or a buffer is place between each pairs of stages.
Finite Chunks or Continuous Bit Streams – The digital information that
passes though a pipeline can consist of a sequence or small data items
or an arbitrarily long bit stream.
Automatic Data Feed Or Manual Data Feed – Some implementations of
pipelines use a separate mechanism to move information, and other
implementations require each stage to participate in moving
information.

8/16/2013

12
Usually found in very high speed computers
To implement floating-point operations,
multiplications of fixed point numbers

8/16/2013

13
Steps Of Arithmetic Pipelining






Compare the exponents
Align the mantissa 0.08200
Choose mantissa
Now y=0.08200*103
Add Mantissa= 0.9504 + 0.08200
=1.0324*103

8/16/2013

14
8/16/2013

15


Fetch the instruction from memory.



Decode the instruction.



Calculate the effective address.



Fetch the operands from memory.



Execute the instruction.



Store the result in the proper place.
8/16/2013

16
8/16/2013

17


FI is the segment that fetches an instruction.



DA is the segment that decodes the instruction

and calculate the effective address.


FO is the segment that fetches the operand.



EX is the segment that executes the instruction.

8/16/2013

18
8/16/2013

19
8/16/2013

20
8/16/2013

21
8/16/2013

22
8/16/2013

23

More Related Content

PPT
Lec3 final
PPTX
Arithmatic pipline
PPT
Computer Organozation
PPTX
Instruction pipeline: Computer Architecture
PDF
Pipeline and data hazard
PPTX
pipelining
PPTX
Chapter 04 the processor
PPT
pipelining
Lec3 final
Arithmatic pipline
Computer Organozation
Instruction pipeline: Computer Architecture
Pipeline and data hazard
pipelining
Chapter 04 the processor
pipelining

What's hot (20)

PPTX
Design a pipeline
PPT
Pipelining in computer architecture
PPTX
Loop parallelization & pipelining
PPTX
Instruction Level Parallelism Compiler optimization Techniques Anna Universit...
PDF
Pipelining
PPTX
Instruction pipelining
PPSX
Concept of Pipelining
PPTX
Pipelining powerpoint presentation
PPTX
INSTRUCTION LEVEL PARALLALISM
PPTX
Presentation on risc pipeline
PPTX
Pipelining, processors, risc and cisc
PPTX
Pipeline processing - Computer Architecture
PPT
Lec18 pipeline
PPTX
3 Pipelining
PPT
Piplining
PPTX
pipelining
PPT
Pipeline hazard
PPT
Pipelining
PPT
Pipelining and co processor.
PPT
Pipelining In computer
Design a pipeline
Pipelining in computer architecture
Loop parallelization & pipelining
Instruction Level Parallelism Compiler optimization Techniques Anna Universit...
Pipelining
Instruction pipelining
Concept of Pipelining
Pipelining powerpoint presentation
INSTRUCTION LEVEL PARALLALISM
Presentation on risc pipeline
Pipelining, processors, risc and cisc
Pipeline processing - Computer Architecture
Lec18 pipeline
3 Pipelining
Piplining
pipelining
Pipeline hazard
Pipelining
Pipelining and co processor.
Pipelining In computer
Ad

Viewers also liked (20)

PPT
Chapter6 pipelining
PDF
Pipelining and ILP (Instruction Level Parallelism)
PPTX
Pipelining and vector processing
PDF
Projects Titles on embedded
PPTX
Tcdnug xamarin
PDF
Are You Ready to Cut The Cable?
PPTX
めとべや東京#7セッション資料(公開用)
PPTX
BedCon 2013 - Java Persistenz-Frameworks für MongoDB
PPTX
Enhance WordPress Search Using Sphinx
PPT
PPTX
Hari kantin sekolah
PDF
Communication projects
PPTX
Bad Implementations of Good Ideas: How Systematic Inattention to Performance ...
PDF
Presentation SMWS
PDF
Embedded project list
DOC
Leigh lillis Medical TW resume 8 2016
PPT
Rainbow Salad
PDF
Drgorad, research methodology
PPT
Reechal bday
Chapter6 pipelining
Pipelining and ILP (Instruction Level Parallelism)
Pipelining and vector processing
Projects Titles on embedded
Tcdnug xamarin
Are You Ready to Cut The Cable?
めとべや東京#7セッション資料(公開用)
BedCon 2013 - Java Persistenz-Frameworks für MongoDB
Enhance WordPress Search Using Sphinx
Hari kantin sekolah
Communication projects
Bad Implementations of Good Ideas: How Systematic Inattention to Performance ...
Presentation SMWS
Embedded project list
Leigh lillis Medical TW resume 8 2016
Rainbow Salad
Drgorad, research methodology
Reechal bday
Ad

Similar to Pipelining_Computer Organization_TU(BIM) (20)

PPT
Data acquisition & control
PPT
Data acquisition & system control basic information
PDF
Pipelining_in_computer_organisation and Architecture.pdf
PPT
Scada System
PPTX
Trainsense
PPTX
Train sense
PPTX
Introduction of wide area mesurement syatem
PPTX
sustentación tesis maestria Smart Grids.pptx
PPTX
Phasor data concentrator
PPTX
( KEVIN SONI )DATA ACQUISITION SYSTEM
PPTX
Scada
PPTX
Micro controllers unit 1 ppt - registers
PDF
iaetsd A novel approach towards automatic water conservation system
PDF
IRJET- Modeling a New Startup Algorithm for TCP New Reno
PDF
TCP/IP Protocol Based Adaptive Cruise Control using Raspberry Pi
DOCX
132kV PIPAR CITY GSS - RTU Accessories Pre-SAT Procedure (1).docx
PDF
[IJET-V1I4P12] Authors :Nang Khin Su Yee, Theingi, Kyaw Thiha
PPTX
8086 – CPU –Pin Diagram.pptx
PDF
[IJET-V2I2P16] Authors: Jariwala Hiren, Patel Chintan, Prasad Kuldip, Shukla ...
PPT
8086 Microprocessor by Nitish Nagar
Data acquisition & control
Data acquisition & system control basic information
Pipelining_in_computer_organisation and Architecture.pdf
Scada System
Trainsense
Train sense
Introduction of wide area mesurement syatem
sustentación tesis maestria Smart Grids.pptx
Phasor data concentrator
( KEVIN SONI )DATA ACQUISITION SYSTEM
Scada
Micro controllers unit 1 ppt - registers
iaetsd A novel approach towards automatic water conservation system
IRJET- Modeling a New Startup Algorithm for TCP New Reno
TCP/IP Protocol Based Adaptive Cruise Control using Raspberry Pi
132kV PIPAR CITY GSS - RTU Accessories Pre-SAT Procedure (1).docx
[IJET-V1I4P12] Authors :Nang Khin Su Yee, Theingi, Kyaw Thiha
8086 – CPU –Pin Diagram.pptx
[IJET-V2I2P16] Authors: Jariwala Hiren, Patel Chintan, Prasad Kuldip, Shukla ...
8086 Microprocessor by Nitish Nagar

Recently uploaded (20)

PDF
Indian roads congress 037 - 2012 Flexible pavement
PPTX
B.Sc. DS Unit 2 Software Engineering.pptx
PDF
Paper A Mock Exam 9_ Attempt review.pdf.
PDF
Chinmaya Tiranga quiz Grand Finale.pdf
PPTX
Unit 4 Computer Architecture Multicore Processor.pptx
PDF
Empowerment Technology for Senior High School Guide
PPTX
Computer Architecture Input Output Memory.pptx
PDF
What if we spent less time fighting change, and more time building what’s rig...
PDF
HVAC Specification 2024 according to central public works department
PDF
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
PDF
My India Quiz Book_20210205121199924.pdf
PPTX
A powerpoint presentation on the Revised K-10 Science Shaping Paper
PPTX
History, Philosophy and sociology of education (1).pptx
PPTX
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
PDF
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
PDF
1_English_Language_Set_2.pdf probationary
PDF
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
PDF
Trump Administration's workforce development strategy
PDF
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
PDF
FORM 1 BIOLOGY MIND MAPS and their schemes
Indian roads congress 037 - 2012 Flexible pavement
B.Sc. DS Unit 2 Software Engineering.pptx
Paper A Mock Exam 9_ Attempt review.pdf.
Chinmaya Tiranga quiz Grand Finale.pdf
Unit 4 Computer Architecture Multicore Processor.pptx
Empowerment Technology for Senior High School Guide
Computer Architecture Input Output Memory.pptx
What if we spent less time fighting change, and more time building what’s rig...
HVAC Specification 2024 according to central public works department
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
My India Quiz Book_20210205121199924.pdf
A powerpoint presentation on the Revised K-10 Science Shaping Paper
History, Philosophy and sociology of education (1).pptx
CHAPTER IV. MAN AND BIOSPHERE AND ITS TOTALITY.pptx
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
1_English_Language_Set_2.pdf probationary
medical_surgical_nursing_10th_edition_ignatavicius_TEST_BANK_pdf.pdf
Trump Administration's workforce development strategy
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
FORM 1 BIOLOGY MIND MAPS and their schemes

Pipelining_Computer Organization_TU(BIM)

  • 2. A technique used in advanced microprocessors where it begins executing a second instruction before the first has been completed. Decomposing the sequential process into suboperation. 8/16/2013 2
  • 4.  The pipeline is divided into segments and each segment can execute it operation concurrently with the other segments. 8/16/2013 4
  • 7. R1 Ai , R2 Bi Input Ai and Bi R3 R1 * R2, R4 Ci Multiply and input Ci R5 R3 + R4 Add Ci to product 8/16/2013 7
  • 9. Let, 100 task to be completed, K be no. of pipeline stage =4 Tp be one clock cycle time = 20 Tn= time required by single task =Tp * K 8/16/2013 9
  • 10. Case: Non-pipelined machine T=n*Tn =100*80 =8000 ns Case: Pipelined machine T=(K+n-1) * Tp =103*20 =2060 ns 8/16/2013 10
  • 11. Speed Up ratio: n*Tn (K+n-1) * Tp 8000 2060 Ans: 3.88 8/16/2013 11
  • 12. 1) 2) 3) 4) 5) 6) Hardware or software implementation – pipelining can be implemented in either software or hardware. Large or Small Scale – Stations in a pipeline can range from simplistic to powerful, and a pipeline can range in length from short to long. Synchronous or asynchronous flow – A synchronous pipeline operates like an assembly line: at a given time, each station is processing some amount of information. A asynchronous pipeline, allow a station to forward information at any time. Buffered or unbuffered flow – One stage of pipeline sends data directly to another one or a buffer is place between each pairs of stages. Finite Chunks or Continuous Bit Streams – The digital information that passes though a pipeline can consist of a sequence or small data items or an arbitrarily long bit stream. Automatic Data Feed Or Manual Data Feed – Some implementations of pipelines use a separate mechanism to move information, and other implementations require each stage to participate in moving information. 8/16/2013 12
  • 13. Usually found in very high speed computers To implement floating-point operations, multiplications of fixed point numbers 8/16/2013 13
  • 14. Steps Of Arithmetic Pipelining      Compare the exponents Align the mantissa 0.08200 Choose mantissa Now y=0.08200*103 Add Mantissa= 0.9504 + 0.08200 =1.0324*103 8/16/2013 14
  • 16.  Fetch the instruction from memory.  Decode the instruction.  Calculate the effective address.  Fetch the operands from memory.  Execute the instruction.  Store the result in the proper place. 8/16/2013 16
  • 18.  FI is the segment that fetches an instruction.  DA is the segment that decodes the instruction and calculate the effective address.  FO is the segment that fetches the operand.  EX is the segment that executes the instruction. 8/16/2013 18