SlideShare a Scribd company logo
2
Most read
3
Most read
5
Most read
Programmablelogicarray(PLA)
Definition:
“A programmable logic array (PLA) is a type of logic device that can be programmed
to implement various kinds of combinational logic circuits. The device has a number of
AND and OR gates which are linked together to give output or further combined with
more gates or logic circuits”.
Explanation:
A programmable logic array (PLA) has a programmable AND array at the inputs and
programmable OR array at the outputs. The PLA has a programmable AND array instead
of hard-wired AND array. The number of AND gates in the programmable AND array
are usually much less and the number of inputs of each of the OR gates equal to the
number of AND gates. The OR gate generates an arbitrary Boolean function of minterms
equal to the number of AND gates.
Starting Out:
The first part of a PLA looks like:
Each variable is hooked to a wire, and to a wire with a NOT gate. So the top wire
is x2 and the one just below is its negation, x2.
Then there's x1 and just below it, its negation, x1.
The next part is to draw a vertical wire with an AND gate. I've drawn 3 of them.
Let's try to implement a truth table with a PLA.
x2 x1 x0 z1 z0
0 0 0 0 0
0 0 1 1 0
0 1 0 0 0
0 1 1 1 0
1 0 0 1 1
1 0 1 0 0
1 1 0 0 0
1 1 1 0 1
Each of the vertical lines with an AND gate corresponds to a minterm. For example, the
first AND gate (on the left) is the minterm: x2x1x0.
The second AND gate (from the left) is the minterm: x2x1x0.
The third AND gate (from the left) is the minterm: x2x1x0.
I've added a fourth AND gate which is the minterm: x2x1x0.
The first three minterms are used to implement z1. The third and fourth minterm are used
to implement z0.
This is how the PLA looks after we have all four minterms.
Now you might complain. How is it possible to have a one input AND gate? How can
three inputs be hooked to the same wire to an AND gate? Isn't that invalid for
combinational logic circuits?
That's true, it is invalid. However, the diagram is merely a simplification. I've drawn the
each of AND gate with three input wires, which is what it is in reality (there is as many
input wires as variables). For each connection (shown with a black dot), there's really a
separate wire. We draw one wire just to make it look neat.
The vertical wires are called the AND plane. We often leave out the AND gates to make
it even easier to draw.
We then add OR gates using horizontal wires, to connect the minterms together.
Example:
Advantages of PLA:
 There is no need for the time-consuming logic design of random-logic gate
networks and even more time-consuming layout.
 Design checking is easy, and design change is also easy.
 Layout is far simpler than that for random-logic gate networks, and thus is far less
time-consuming.
 When new IC fabrication technology is introduced, we can use previous design
information with ease but without change, making adoption of the new technology
quick and easy.
 Only the connection mask needs to be custom-made.
Disadvantages of PLA:
 Random-logic gate networks have higher speed than PLAs or ROMs.
 Random-logic gate networks occupy smaller chip areas than PLAs or ROMs,
although the logic design and the layout of random-logic gate networks are far
more tedious and time- consuming.
 Also, with large production volumes, random-logic gate networks are cheaper than
PLAs or ROMs.
Applications of PLAs:
Considering the above advantages and disadvantages, PLAs have numerous unique
applications. A micro- processor chip uses many PLAs because of easy of design change
and check. In particular, PLAs are used in its control logic, which is complex and
requires many changes, even during its design. Also, PLAs are used for code
conversions, microprogram address conversions, decision tables, bus priority resolvers,
and memory overlay.
Combinationallogiccircuit
In digital circuit theory, combinational logic (sometimes also referred to as time-
independent logic[1] ) is a type of digital logic which is implemented by Boolean
circuits, where the output is a pure function of the present input only. This is in contrast
to sequential logic, in which the output depends not only on the present input but also on
the history of the input. In other words, sequential logic has memory while combinational
logic does not.
Combinational logic is used in computer circuits to perform Boolean algebra on input
signals and on stored data. Practical computer circuits normally contain a mixture of
combinational and sequential logic. For example, the part of an arithmetic logic unit, or
ALU, that does mathematical calculations is constructed using combinational logic. Other
circuits used in computers, such as half adders, full adders, half subtractors, full
subtractors, multiplexers, demultiplexers, encoders and decoders are also made by
using combinational logic..
SequentialLogicCircuit
n digital circuit theory, sequential logic is a type of logic circuit whose output depends
not only on the present value of its input signals but on the sequence of past inputs, the
input history.[1][2][3][4] This is in contrast to combinational logic, whose output is a
function of only the present input. That is, sequential logic has state (memory) while
combinational logic does not.
Sequential logic is used to construct finite state machines, a basic building block in all
digital circuitry. Virtually all circuits in practical digital devices are a mixture of
combinational and sequential logic.
A familiar example of a device with sequential logic is a television set with "channel up"
and "channel down" buttons.[1] Pressing the "up" button gives the television an input
telling it to switch to the next channel above the one it is currently receiving. If the
television is on channel 5, pressing "up" switches it to receive channel 6. However, if the
television is on channel 8, pressing "up" switches it to channel "9". In order for the
channel selection to operate correctly, the television must be aware of which channel it is
currently receiving, which was determined by past channel selections.[1] The television
stores the current channel as part of its state. When a "channel up" or "channel down"
input is given to it, the sequential logic of the channel selection circuitry calculates the
new channel from the input and the current channel.
DifferencebetweenCombinational&SequentialCircuits
Combinational Logic Circuits Sequential Logic Circuits
Output is a function of the present inputs
(Time Independent Logic).
Output is a function of clock, present inputs
and the previous states of the system.
Do not have the ability to store data (state).
Have memory to store the present states
that is sent as control input (enable) for the
next operation.
It does not require any feedback. It simply
outputs the input according to the logic
designed.
It involves feedback from output to input that
is stored in the memory for the next
operation.
Used mainly for Arithmetic and Boolean
operations.
Used for storing data (and hence used in
RAM).
Logic gates are the elementary building
blocks.
Flip flops (binary storage device) are the
elementary building unit.
Independent of clock and hence does not
require triggering to operate.
Clocked (Triggered for operation with
electronic pulses).
Example: Adder [1+0=1; Dependency only
on present inputs i.e., 1 and 0].
Example: Counter [Previous O/P
+1=Current O/P; Dependency on present
input as well as previous state].
References:
 https://www.techopedia.com/definition/12131/programmable-logic-array-pla
 https://courses.cs.washington.edu/courses/cse370/99sp/lectures/03-
CombImpl/sld048.htm
 https://en.wikipedia.org/wiki/Combinational_logic
 https://en.wikipedia.org/wiki/Sequential_logic
 http://www.vlsifacts.com/difference-combinational-sequential-logic-circuits/
Programmable logic array

More Related Content

DOCX
Assignment cover page
PPT
ROM(Read Only Memory )
PDF
Computer organisation -morris mano
PPT
7 M's of Management
PPTX
Hardware Software Codesign
PDF
Limits of some transcendental functions
PPTX
X-ray production AND Emission.pptx
PPT
Detection of plant diseases
Assignment cover page
ROM(Read Only Memory )
Computer organisation -morris mano
7 M's of Management
Hardware Software Codesign
Limits of some transcendental functions
X-ray production AND Emission.pptx
Detection of plant diseases

What's hot (20)

PDF
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
PPT
PDF
Verilog full adder in dataflow & gate level modelling style.
PPTX
PPT
Multipliers in VLSI
PPTX
Modulo n counter
PPTX
MULTIPLEXER
PPT
Shift Registers
PPTX
Parity Generator and Parity Checker
PPT
Digital Communication: Information Theory
PPT
Ppt Digital Electronics
PPTX
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
PPTX
Coherent and Non-coherent detection of ASK, FSK AND QASK
PPT
Programmable array logic
PPTX
module1:Introduction to digital electronics
PPTX
8051 Microcontroller PPT's By Er. Swapnil Kaware
PDF
Vlsi design
PPT
Design and development of carry select adder
PPT
PPTX
Fpga architectures and applications
Programmable Logic Array(PLA) & Programmable Array Logic(PAL)
Verilog full adder in dataflow & gate level modelling style.
Multipliers in VLSI
Modulo n counter
MULTIPLEXER
Shift Registers
Parity Generator and Parity Checker
Digital Communication: Information Theory
Ppt Digital Electronics
Complex Programmable Logic Device (CPLD) Architecture and Its Applications
Coherent and Non-coherent detection of ASK, FSK AND QASK
Programmable array logic
module1:Introduction to digital electronics
8051 Microcontroller PPT's By Er. Swapnil Kaware
Vlsi design
Design and development of carry select adder
Fpga architectures and applications
Ad

Similar to Programmable logic array (20)

PDF
Programmable Logic Array(PLA), digital circuits
PDF
Bt0068 computer organization and architecture
PDF
Combinational circuits
PPTX
Computer organization and architecture Chapter 1 (3).PPTX
PPTX
Sequential and combinational alu
PPTX
PDF
fpga programming
PPT
Ieee project reversible logic gates by_amit
PPT
Ieee project reversible logic gates by_amit
PDF
MODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIP
PPTX
Low Power VLSI Desgin
PDF
Cs302 shortnoteslectures1to45
PPTX
Computer organization and architecture Chapter 1-1.pptx
DOCX
Fpga applications using hdl
PDF
Basic logic gates and buffers
PPTX
Presentation computer of architecture COA.pptx
PPTX
Ch 1 overview
PDF
Digital logic-formula-notes-final-1
PPTX
unit 2 microprocesor8085 for advantages disadvatage gtu syllabus.pptx
DOC
Bt0068
Programmable Logic Array(PLA), digital circuits
Bt0068 computer organization and architecture
Combinational circuits
Computer organization and architecture Chapter 1 (3).PPTX
Sequential and combinational alu
fpga programming
Ieee project reversible logic gates by_amit
Ieee project reversible logic gates by_amit
MODELLING AND SIMULATION OF 128-BIT CROSSBAR SWITCH FOR NETWORK -ONCHIP
Low Power VLSI Desgin
Cs302 shortnoteslectures1to45
Computer organization and architecture Chapter 1-1.pptx
Fpga applications using hdl
Basic logic gates and buffers
Presentation computer of architecture COA.pptx
Ch 1 overview
Digital logic-formula-notes-final-1
unit 2 microprocesor8085 for advantages disadvatage gtu syllabus.pptx
Bt0068
Ad

More from Huba Akhtar (11)

PPTX
Double Linked List (Algorithm)
PPTX
Presentation Skills
PPT
Composition in OOP
DOCX
Pakistan culture
PPTX
Project proposal
DOCX
Lahore Resolution..
DOCX
Islamic Civilization
DOCX
Significance and importance of studying the life of prophet (autosaved)
PPT
Basics of c++
PPTX
Para-Language
PPTX
Listening-Skills Helpful Presentation
Double Linked List (Algorithm)
Presentation Skills
Composition in OOP
Pakistan culture
Project proposal
Lahore Resolution..
Islamic Civilization
Significance and importance of studying the life of prophet (autosaved)
Basics of c++
Para-Language
Listening-Skills Helpful Presentation

Recently uploaded (20)

DOCX
actividad 20% informatica microsoft project
PPTX
Complete Guide to Microsoft PowerPoint 2019 – Features, Tools, and Tips"
PPTX
rapid fire quiz in your house is your india.pptx
PDF
Urban Design Final Project-Context
PDF
The Advantages of Working With a Design-Build Studio
PPTX
building Planning Overview for step wise design.pptx
PPTX
HPE Aruba-master-icon-library_052722.pptx
PPTX
Fundamental Principles of Visual Graphic Design.pptx
PDF
Quality Control Management for RMG, Level- 4, Certificate
PPTX
YV PROFILE PROJECTS PROFILE PRES. DESIGN
PPTX
Wisp Textiles: Where Comfort Meets Everyday Style
PPTX
Special finishes, classification and types, explanation
PPTX
An introduction to AI in research and reference management
PPTX
LITERATURE CASE STUDY DESIGN SEMESTER 5.pptx
PDF
Skskkxiixijsjsnwkwkaksixindndndjdjdjsjjssk
PDF
Urban Design Final Project-Site Analysis
PDF
BRANDBOOK-Presidential Award Scheme-Kenya-2023
PDF
Trusted Executive Protection Services in Ontario — Discreet & Professional.pdf
PPTX
ANATOMY OF ANTERIOR CHAMBER ANGLE AND GONIOSCOPY.pptx
PPT
UNIT I- Yarn, types, explanation, process
actividad 20% informatica microsoft project
Complete Guide to Microsoft PowerPoint 2019 – Features, Tools, and Tips"
rapid fire quiz in your house is your india.pptx
Urban Design Final Project-Context
The Advantages of Working With a Design-Build Studio
building Planning Overview for step wise design.pptx
HPE Aruba-master-icon-library_052722.pptx
Fundamental Principles of Visual Graphic Design.pptx
Quality Control Management for RMG, Level- 4, Certificate
YV PROFILE PROJECTS PROFILE PRES. DESIGN
Wisp Textiles: Where Comfort Meets Everyday Style
Special finishes, classification and types, explanation
An introduction to AI in research and reference management
LITERATURE CASE STUDY DESIGN SEMESTER 5.pptx
Skskkxiixijsjsnwkwkaksixindndndjdjdjsjjssk
Urban Design Final Project-Site Analysis
BRANDBOOK-Presidential Award Scheme-Kenya-2023
Trusted Executive Protection Services in Ontario — Discreet & Professional.pdf
ANATOMY OF ANTERIOR CHAMBER ANGLE AND GONIOSCOPY.pptx
UNIT I- Yarn, types, explanation, process

Programmable logic array

  • 1. Programmablelogicarray(PLA) Definition: “A programmable logic array (PLA) is a type of logic device that can be programmed to implement various kinds of combinational logic circuits. The device has a number of AND and OR gates which are linked together to give output or further combined with more gates or logic circuits”. Explanation: A programmable logic array (PLA) has a programmable AND array at the inputs and programmable OR array at the outputs. The PLA has a programmable AND array instead of hard-wired AND array. The number of AND gates in the programmable AND array are usually much less and the number of inputs of each of the OR gates equal to the number of AND gates. The OR gate generates an arbitrary Boolean function of minterms equal to the number of AND gates. Starting Out: The first part of a PLA looks like: Each variable is hooked to a wire, and to a wire with a NOT gate. So the top wire is x2 and the one just below is its negation, x2. Then there's x1 and just below it, its negation, x1. The next part is to draw a vertical wire with an AND gate. I've drawn 3 of them.
  • 2. Let's try to implement a truth table with a PLA. x2 x1 x0 z1 z0 0 0 0 0 0 0 0 1 1 0 0 1 0 0 0 0 1 1 1 0 1 0 0 1 1 1 0 1 0 0 1 1 0 0 0 1 1 1 0 1 Each of the vertical lines with an AND gate corresponds to a minterm. For example, the first AND gate (on the left) is the minterm: x2x1x0. The second AND gate (from the left) is the minterm: x2x1x0. The third AND gate (from the left) is the minterm: x2x1x0. I've added a fourth AND gate which is the minterm: x2x1x0.
  • 3. The first three minterms are used to implement z1. The third and fourth minterm are used to implement z0. This is how the PLA looks after we have all four minterms. Now you might complain. How is it possible to have a one input AND gate? How can three inputs be hooked to the same wire to an AND gate? Isn't that invalid for combinational logic circuits? That's true, it is invalid. However, the diagram is merely a simplification. I've drawn the each of AND gate with three input wires, which is what it is in reality (there is as many input wires as variables). For each connection (shown with a black dot), there's really a separate wire. We draw one wire just to make it look neat.
  • 4. The vertical wires are called the AND plane. We often leave out the AND gates to make it even easier to draw. We then add OR gates using horizontal wires, to connect the minterms together. Example:
  • 5. Advantages of PLA:  There is no need for the time-consuming logic design of random-logic gate networks and even more time-consuming layout.  Design checking is easy, and design change is also easy.  Layout is far simpler than that for random-logic gate networks, and thus is far less time-consuming.  When new IC fabrication technology is introduced, we can use previous design information with ease but without change, making adoption of the new technology quick and easy.  Only the connection mask needs to be custom-made. Disadvantages of PLA:  Random-logic gate networks have higher speed than PLAs or ROMs.  Random-logic gate networks occupy smaller chip areas than PLAs or ROMs, although the logic design and the layout of random-logic gate networks are far more tedious and time- consuming.  Also, with large production volumes, random-logic gate networks are cheaper than PLAs or ROMs. Applications of PLAs: Considering the above advantages and disadvantages, PLAs have numerous unique applications. A micro- processor chip uses many PLAs because of easy of design change and check. In particular, PLAs are used in its control logic, which is complex and requires many changes, even during its design. Also, PLAs are used for code conversions, microprogram address conversions, decision tables, bus priority resolvers, and memory overlay.
  • 6. Combinationallogiccircuit In digital circuit theory, combinational logic (sometimes also referred to as time- independent logic[1] ) is a type of digital logic which is implemented by Boolean circuits, where the output is a pure function of the present input only. This is in contrast to sequential logic, in which the output depends not only on the present input but also on the history of the input. In other words, sequential logic has memory while combinational logic does not. Combinational logic is used in computer circuits to perform Boolean algebra on input signals and on stored data. Practical computer circuits normally contain a mixture of combinational and sequential logic. For example, the part of an arithmetic logic unit, or ALU, that does mathematical calculations is constructed using combinational logic. Other circuits used in computers, such as half adders, full adders, half subtractors, full subtractors, multiplexers, demultiplexers, encoders and decoders are also made by using combinational logic.. SequentialLogicCircuit n digital circuit theory, sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on the sequence of past inputs, the input history.[1][2][3][4] This is in contrast to combinational logic, whose output is a function of only the present input. That is, sequential logic has state (memory) while combinational logic does not.
  • 7. Sequential logic is used to construct finite state machines, a basic building block in all digital circuitry. Virtually all circuits in practical digital devices are a mixture of combinational and sequential logic. A familiar example of a device with sequential logic is a television set with "channel up" and "channel down" buttons.[1] Pressing the "up" button gives the television an input telling it to switch to the next channel above the one it is currently receiving. If the television is on channel 5, pressing "up" switches it to receive channel 6. However, if the television is on channel 8, pressing "up" switches it to channel "9". In order for the channel selection to operate correctly, the television must be aware of which channel it is currently receiving, which was determined by past channel selections.[1] The television stores the current channel as part of its state. When a "channel up" or "channel down" input is given to it, the sequential logic of the channel selection circuitry calculates the new channel from the input and the current channel. DifferencebetweenCombinational&SequentialCircuits
  • 8. Combinational Logic Circuits Sequential Logic Circuits Output is a function of the present inputs (Time Independent Logic). Output is a function of clock, present inputs and the previous states of the system. Do not have the ability to store data (state). Have memory to store the present states that is sent as control input (enable) for the next operation. It does not require any feedback. It simply outputs the input according to the logic designed. It involves feedback from output to input that is stored in the memory for the next operation. Used mainly for Arithmetic and Boolean operations. Used for storing data (and hence used in RAM). Logic gates are the elementary building blocks. Flip flops (binary storage device) are the elementary building unit. Independent of clock and hence does not require triggering to operate. Clocked (Triggered for operation with electronic pulses). Example: Adder [1+0=1; Dependency only on present inputs i.e., 1 and 0]. Example: Counter [Previous O/P +1=Current O/P; Dependency on present input as well as previous state]. References:  https://www.techopedia.com/definition/12131/programmable-logic-array-pla  https://courses.cs.washington.edu/courses/cse370/99sp/lectures/03- CombImpl/sld048.htm  https://en.wikipedia.org/wiki/Combinational_logic  https://en.wikipedia.org/wiki/Sequential_logic  http://www.vlsifacts.com/difference-combinational-sequential-logic-circuits/