SOLIDS AND SEMICONDUCTOR DEVICES - IV
1. Analog and Digital Signal
2. Binary Number System
3. Binary Equivalence of Decimal Numbers
4. Boolean Algebra
5. Logic Operations: OR, AND and NOT
6. Electrical Circuits for OR, AND and NOT Operations
7. Logic Gates and Truth Table
8. Fundamental Logic Gates: OR, AND and NOT (Digital Circuits)
9. NOR and NAND Gates
10.NOR Gate as a Building Block
11.NAND Gate as a Building Block
12.XOR Gate
Created by C. Mani, Principal, K V No.1, AFS, Jalahalli West, Bangalore
Analogue signal
A continuous signal value which
at any instant lies within the range
of a maximum and a minimum
value.
A discontinuous signal value
which appears in steps in pre-
determined levels rather than
having the continuous change.
Digital signal
V = V0 sin t
1 0 1 0 1 0 1 0 1
V
t
0
(5 V)
(0 V)
Digital Circuit:
An electrical or electronic circuit which operates only in two states (binary
mode) namely ON and OFF is called a Digital Circuit.
In digital system, high value of voltage such as +10 V or +5 V is
represented by ON state or 1 (state) whereas low value of voltage such as 0
V or -5V or -10 V is represented by OFF state or 0 (state).
(5 V)
(-5 V)
V
0
t
Binary Equivalence of Decimal Numbers:
Decimal number system has base (or radix) 10 because of 10 digits viz. 0, 1,
2, 3, 4, 5, 6, 7, 8 and 9 used in the system.
Binary number system has base (or radix) 2 because of 2 digits viz. 0 and 2
used in the system.
Binary Number System:
A number system which has only two digits i.e. 0 and 1 is known as
binary number system or binary system.
The states ON and OFF are represented by the digits 1 and 0 respectively
in the binary number system.
D 0 1 2 3 4 5 6 7 8 9
B 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001
D 10 11 12 13 14 15
B 1010 1011 1100 1101 1110 1111
Boolean Algebra:
George Boole developed an algebra called Boolean Algebra to solve logical
problems. In this, 3 logical operations viz. OR, AND and NOT are performed
on the variables.
The two values or states represent either ‘TRUE’ or ‘FALSE’; ‘ON’ or ‘OFF’;
‘HIGH’ or ‘LOW’; ‘CLOSED’ or ‘OPEN’; 1 or 0 respectively.
OR Operation:
OR operation is represented by ‘+’.
Its boolean expression is Y = A + B
It is read as “Y equals A OR B”.
It means that “if A is true OR B is true, then Y will be true”.
A
B
E
●
●
●
●
Switch A Switch B Bulb Y
OFF OFF OFF
OFF ON ON
ON OFF ON
ON ON ON
Y
Truth Table
A B Switch A Switch B Bulb Y
OFF OFF OFF
OFF ON OFF
ON OFF OFF
ON ON ON
Y
Truth Table
AND Operation:
AND operation is represented by ‘.’
Its boolean expression is Y = A . B
It is read as “Y equals A AND B”.
It means that “if both A and B are true, then Y will be true”.
E
●
●
●
●
NOT Operation:
NOT operation is represented by ′ or ¯. Its boolean expression is Y = A′ or Ā
It is read as “Y equals NOT A”. It means that “if A is true, then Y will be false”.
A
Y
E
●
●
●
Truth Table
Switch A Bulb Y
OFF ON
ON OFF
Logic Gates:
The digital circuit that can be analysed with
the help of Boolean Algebra is called logic
gate or logic circuit.
A logic gate can have two or more inputs
but only one output.
There are 3 fundamental logic gates namely
OR gate, AND gate and NOT gate.
Truth Table:
The operation of a logic gate or circuit can
be represented in a table which contains all
possible inputs and their corresponding
outputs is called a truth table.
If there are n inputs in any logic gate, then
there will be n2 possible input
combinations.
0 and 1 inputs are taken in the order of
ascending binary numbers for easy
understanding and analysis.
A B C D
0 0 0 0
0 0 0 1
0 0 1 0
0 0 1 1
0 1 0 0
0 1 0 1
0 1 1 0
0 1 1 1
1 0 0 0
1 0 0 1
1 0 1 0
1 0 1 1
1 1 0 0
1 1 0 1
1 1 1 0
1 1 1 1
Eg. for 4 input gate
Digital OR Gate:
D1
D2 RL
A
B
●
●
●
●
Y
●
5 V
+
E
●
5 V
+
E
E
●
E
A B Y = A + B
0 0 0
0 1 1
1 0 1
1 1 1
Truth Table
●
●
●
A
B
Y
The positive voltage (+5 V)
corresponds to high input
i.e. 1 (state).
The negative terminal of the
battery is grounded and
corresponds to low input
i.e. 0 (state).
Case 1: Both A and B are
given 0 input and the diodes do
not conduct current. Hence no
output is across RL. i.e. Y = 0
Case 2: A is given 0 and B is given 1. Diode D1 does
not conduct current (cut-off) but D2 conducts. Hence
output (5 V) is available across RL. i.e. Y = 1
Case 3: A is given 1 and B is given 0. Diode D1
conducts current but D2 does not conduct. Hence
output (5 V) is available across RL. i.e. Y = 1
Case 4: A and B are given 1. Both the diodes
conduct current. However output (only 5 V) is
available across RL. i.e. Y = 1
Digital AND Gate:
RL
A
B
D1
●
D2
●
●
●
Y
●
5 V
+
E 5 V
+
E
●
E
●
5 V
+
E
A B Y = A . B
0 0 0
0 1 0
1 0 0
1 1 1
Truth Table
●
●
●
A
B
Y
Case 1: Both A and B are given 0
input and the diodes conduct
current (Forward biased). Since
the current is drained to the earth,
hence, no output across RL.
i.e. Y = 0
Case 2: A is given 0 and B is
given 1. Diode D1 being forward
biased conducts current but D2
does not conduct. However, the
current from the output battery is
drained through D1. So, Y = 0
Case 3: A is given 1 and B is given 0. Diode D1 does
not conduct current but D2 being forward biased
conducts . However, the current from the output
battery is drained through D2. Hence, no output is
available across RL. i.e. Y = 0
Case 4: A and B are given 1. Both the diodes do not
conduct current. The current from the output battery
is available across RL and output circuit. Hence,
there is voltage drop (5 V) across RL. i.e. Y = 1
●
Rb
●
E
Digital NOT Gate:
●
5 V
+
E
●
Y
E
RL
●
●
●
E
B
C
N
N
P
A
●
5 V
+
E
Truth Table
A Y=A′
0 1
1 0
● ●
A
Y
NPN transistor is connected to biasing
batteries through Base resistor (Rb)
and Collector resistor (RL). Emitter is
directly earthed. Input is given
through the base and the output is
tapped across the collector.
Case 1: A is given 0 input. In the
absence of forward bias to the P-type
base and N-type emitter, the transistor
is in cut-off mode (does not conduct
current). Hence, the current from the
collector battery is available across the
output unit. Therefore, voltage drop of
5 V is available across Y. i.e. Y= 1
Case 2: A is given 1 input by connecting the +ve terminal of the
input battery. P-type base being forward biased makes the
transistor in conduction mode. The current supplied by the
collector battery is drained through the transistor to the earth.
Therefore, no output is available across Y. i.e. Y = 0
NOR Gate:
●
E
RL
●
●
Y
5 V
+
E
E
●
●
●
●
E
B
C
N
N
P
Rb
D1
RL
D2
A
B
●
●
●
●
E
●
5 V
●
+
+
E
E
5 V
Truth Table
A B A + B Y = (A + B)′
0 0 0 1
0 1 1 0
1 0 1 0
1 1 1 0
●
●
● ●
A
B
A + B Y = (A + B)′
●
●
●
A
B
Y = (A + B)′
Symbol:
Circuit:
●
E
RL
●
●
Y
5 V
+
E
E
●
●
●
E
B
C
N
N
P
Rb
D1
D2 RL
A
B
●
●
●
●
●
5 V
+
E
5 V
+
E
●
5 V
+
E
NAND Gate:
Truth Table
A B A . B Y = (A . B)′
0 0 0 1
0 1 0 1
1 0 0 1
1 1 1 0
●
●
●
A
B
● ●
A . B Y = (A . B)′
●
●
●
A
B
Y = (A . B)′
Symbol:
Circuit:
NOR Gate as a Building Block:
OR Gate:
AND Gate:
NOT Gate:
●
●
●
A
B (A + B)′
●
Y = A + B
●
●
●
A′
A
●
●
B′
B
Y = A . B
●
●
●
A′
B′
●
●
Y = A′
A
A B (A + B)′ A + B
0 0 1 0
0 1 0 1
1 0 0 1
1 1 0 1
A B A′ B′ A′+B′ (A′+B′)′
0 0 1 1 1 0
0 1 1 0 1 0
1 0 0 1 1 0
1 1 0 0 0 1
A A′
0 1
1 0
NAND Gate as a Building Block:
●
A ●
A′
●
B ●
B′
Y = A + B
●
●
●
A′
B′
OR Gate:
AND Gate:
● ●
Y = A . B
●
●
●
A
B
(A . B)′
NOT Gate:
● ●
Y = A′
A
A B (A . B)′ A . B
0 0 1 0
0 1 1 0
1 0 1 0
1 1 0 1
A B A′ B′ A′.B′ (A′ . B′)′
0 0 1 1 1 0
0 1 1 0 0 1
1 0 0 1 0 1
1 1 0 0 0 1
A A′
0 1
1 0
XOR Gate:
●
●
●
●
●
●
A
A′
B ●
B′
A
B
A′B
AB′
A B A′ B′ A′B AB′
Y = A′B + AB′
= A B
0 0 1 1 0 0 0
0 1 1 0 1 0 1
1 0 0 1 0 1 1
1 1 0 0 0 0 0
●
●
●
A
B
Y = A B
Y = A′B + AB′
= A B
End of S & SCD - IV

More Related Content

PPT
solids_and_semiconductor_devices for eamcet .ppt
PPTX
chapter3.pptx electrical engineering for university
DOCX
Physics investigatgory project on logic gates class 12
DOCX
Report on-the-logic-gates
PDF
1,basic and derived logic gates.pdf
DOCX
physics investigatory on logic gates
PPTX
Digital logic
DOCX
Physics investigatory project
solids_and_semiconductor_devices for eamcet .ppt
chapter3.pptx electrical engineering for university
Physics investigatgory project on logic gates class 12
Report on-the-logic-gates
1,basic and derived logic gates.pdf
physics investigatory on logic gates
Digital logic
Physics investigatory project

Similar to solids_and_semiconductor_devices_4.ppt (20)

DOCX
Physic investigatory
DOCX
physics investigatory project class 12 on logic gates ,boolean algebra
DOC
Logic gates
PPT
boolean algrebra and logic gates in short
PDF
296779866 c-b-s-e-class-12-physics-project-on-logic-gates
PDF
logic gates on basis of reported and deported parts
PDF
Logic gates
PPT
Digital logic gates and Boolean algebra
DOCX
Physics project on logic gate
DOCX
Physics logic gates1
DOCX
verification of logic gates cbse class 12
PPTX
Class 12th Logic Gates
PPT
Logic Gates (1).ppt
PDF
PHYSICS PRACTICAL PROJECT (1).pdf
PPTX
Logic gates (1)
PDF
Unit IV-Logic Gates.pdf gsgagagagagggggg
PPTX
DOC-20240203-WA0000.pptx
DOCX
Physics Investigatory project Class 12 Logic Gates
PPTX
Chapter 3 computer Boolean Algebra 2[1].pptx
PPT
Cit 1101 lec 03
Physic investigatory
physics investigatory project class 12 on logic gates ,boolean algebra
Logic gates
boolean algrebra and logic gates in short
296779866 c-b-s-e-class-12-physics-project-on-logic-gates
logic gates on basis of reported and deported parts
Logic gates
Digital logic gates and Boolean algebra
Physics project on logic gate
Physics logic gates1
verification of logic gates cbse class 12
Class 12th Logic Gates
Logic Gates (1).ppt
PHYSICS PRACTICAL PROJECT (1).pdf
Logic gates (1)
Unit IV-Logic Gates.pdf gsgagagagagggggg
DOC-20240203-WA0000.pptx
Physics Investigatory project Class 12 Logic Gates
Chapter 3 computer Boolean Algebra 2[1].pptx
Cit 1101 lec 03
Ad

More from UmeshPatil149 (14)

PDF
617286661-wave-andccccccccccccccccccccc-oscillation.pdf
PPTX
Screenshot 2025-0ffffffffffffffff1-18 121816.pptx
PPT
375823749-1-9-Simple-Harmonic-Motion.ppt
PPTX
fffffffffffffffffffffffffffffffffffffffffffffffffff1.pptxf
PPTX
cfffffffffffffffffffffffffffffffffffffffffffffffffffffffffhapter 3.pptx
PPTX
Laserrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr.
PDF
Unit VI Engineering Materials and Catalysis.pdf
PDF
FY-ALL-BRANCH-SEM1-BSC-311305.pdf
PPT
1_electromagnetic_induction.ppt
PDF
CHAVAN TEJAS SHAMRAO.pdf
PDF
BORKAR SANKET DHANAJI.pdf
PDF
BHOJANE SARTHAK RAJENDRA.pdf
PPTX
Umesh patil
PDF
1magneticeffectofcurrent1 140315125720-phpapp02
617286661-wave-andccccccccccccccccccccc-oscillation.pdf
Screenshot 2025-0ffffffffffffffff1-18 121816.pptx
375823749-1-9-Simple-Harmonic-Motion.ppt
fffffffffffffffffffffffffffffffffffffffffffffffffff1.pptxf
cfffffffffffffffffffffffffffffffffffffffffffffffffffffffffhapter 3.pptx
Laserrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrrr.
Unit VI Engineering Materials and Catalysis.pdf
FY-ALL-BRANCH-SEM1-BSC-311305.pdf
1_electromagnetic_induction.ppt
CHAVAN TEJAS SHAMRAO.pdf
BORKAR SANKET DHANAJI.pdf
BHOJANE SARTHAK RAJENDRA.pdf
Umesh patil
1magneticeffectofcurrent1 140315125720-phpapp02
Ad

Recently uploaded (20)

PDF
Myanmar Dental Journal, The Journal of the Myanmar Dental Association (2013).pdf
PDF
Τίμαιος είναι φιλοσοφικός διάλογος του Πλάτωνα
PDF
BP 505 T. PHARMACEUTICAL JURISPRUDENCE (UNIT 2).pdf
PDF
David L Page_DCI Research Study Journey_how Methodology can inform one's prac...
PDF
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
PPTX
Education and Perspectives of Education.pptx
PDF
FORM 1 BIOLOGY MIND MAPS and their schemes
PPTX
Climate Change and Its Global Impact.pptx
PPTX
DRUGS USED FOR HORMONAL DISORDER, SUPPLIMENTATION, CONTRACEPTION, & MEDICAL T...
PDF
Journal of Dental Science - UDMY (2021).pdf
PDF
Race Reva University – Shaping Future Leaders in Artificial Intelligence
PDF
Skin Care and Cosmetic Ingredients Dictionary ( PDFDrive ).pdf
PDF
LEARNERS WITH ADDITIONAL NEEDS ProfEd Topic
PDF
Journal of Dental Science - UDMY (2022).pdf
PPTX
Introduction to pro and eukaryotes and differences.pptx
PDF
Literature_Review_methods_ BRACU_MKT426 course material
PPTX
B.Sc. DS Unit 2 Software Engineering.pptx
PDF
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 1)
PDF
AI-driven educational solutions for real-life interventions in the Philippine...
PDF
Climate and Adaptation MCQs class 7 from chatgpt
Myanmar Dental Journal, The Journal of the Myanmar Dental Association (2013).pdf
Τίμαιος είναι φιλοσοφικός διάλογος του Πλάτωνα
BP 505 T. PHARMACEUTICAL JURISPRUDENCE (UNIT 2).pdf
David L Page_DCI Research Study Journey_how Methodology can inform one's prac...
1.3 FINAL REVISED K-10 PE and Health CG 2023 Grades 4-10 (1).pdf
Education and Perspectives of Education.pptx
FORM 1 BIOLOGY MIND MAPS and their schemes
Climate Change and Its Global Impact.pptx
DRUGS USED FOR HORMONAL DISORDER, SUPPLIMENTATION, CONTRACEPTION, & MEDICAL T...
Journal of Dental Science - UDMY (2021).pdf
Race Reva University – Shaping Future Leaders in Artificial Intelligence
Skin Care and Cosmetic Ingredients Dictionary ( PDFDrive ).pdf
LEARNERS WITH ADDITIONAL NEEDS ProfEd Topic
Journal of Dental Science - UDMY (2022).pdf
Introduction to pro and eukaryotes and differences.pptx
Literature_Review_methods_ BRACU_MKT426 course material
B.Sc. DS Unit 2 Software Engineering.pptx
BP 704 T. NOVEL DRUG DELIVERY SYSTEMS (UNIT 1)
AI-driven educational solutions for real-life interventions in the Philippine...
Climate and Adaptation MCQs class 7 from chatgpt

solids_and_semiconductor_devices_4.ppt

  • 1. SOLIDS AND SEMICONDUCTOR DEVICES - IV 1. Analog and Digital Signal 2. Binary Number System 3. Binary Equivalence of Decimal Numbers 4. Boolean Algebra 5. Logic Operations: OR, AND and NOT 6. Electrical Circuits for OR, AND and NOT Operations 7. Logic Gates and Truth Table 8. Fundamental Logic Gates: OR, AND and NOT (Digital Circuits) 9. NOR and NAND Gates 10.NOR Gate as a Building Block 11.NAND Gate as a Building Block 12.XOR Gate Created by C. Mani, Principal, K V No.1, AFS, Jalahalli West, Bangalore
  • 2. Analogue signal A continuous signal value which at any instant lies within the range of a maximum and a minimum value. A discontinuous signal value which appears in steps in pre- determined levels rather than having the continuous change. Digital signal V = V0 sin t 1 0 1 0 1 0 1 0 1 V t 0 (5 V) (0 V) Digital Circuit: An electrical or electronic circuit which operates only in two states (binary mode) namely ON and OFF is called a Digital Circuit. In digital system, high value of voltage such as +10 V or +5 V is represented by ON state or 1 (state) whereas low value of voltage such as 0 V or -5V or -10 V is represented by OFF state or 0 (state). (5 V) (-5 V) V 0 t
  • 3. Binary Equivalence of Decimal Numbers: Decimal number system has base (or radix) 10 because of 10 digits viz. 0, 1, 2, 3, 4, 5, 6, 7, 8 and 9 used in the system. Binary number system has base (or radix) 2 because of 2 digits viz. 0 and 2 used in the system. Binary Number System: A number system which has only two digits i.e. 0 and 1 is known as binary number system or binary system. The states ON and OFF are represented by the digits 1 and 0 respectively in the binary number system. D 0 1 2 3 4 5 6 7 8 9 B 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 D 10 11 12 13 14 15 B 1010 1011 1100 1101 1110 1111
  • 4. Boolean Algebra: George Boole developed an algebra called Boolean Algebra to solve logical problems. In this, 3 logical operations viz. OR, AND and NOT are performed on the variables. The two values or states represent either ‘TRUE’ or ‘FALSE’; ‘ON’ or ‘OFF’; ‘HIGH’ or ‘LOW’; ‘CLOSED’ or ‘OPEN’; 1 or 0 respectively. OR Operation: OR operation is represented by ‘+’. Its boolean expression is Y = A + B It is read as “Y equals A OR B”. It means that “if A is true OR B is true, then Y will be true”. A B E ● ● ● ● Switch A Switch B Bulb Y OFF OFF OFF OFF ON ON ON OFF ON ON ON ON Y Truth Table
  • 5. A B Switch A Switch B Bulb Y OFF OFF OFF OFF ON OFF ON OFF OFF ON ON ON Y Truth Table AND Operation: AND operation is represented by ‘.’ Its boolean expression is Y = A . B It is read as “Y equals A AND B”. It means that “if both A and B are true, then Y will be true”. E ● ● ● ● NOT Operation: NOT operation is represented by ′ or ¯. Its boolean expression is Y = A′ or Ā It is read as “Y equals NOT A”. It means that “if A is true, then Y will be false”. A Y E ● ● ● Truth Table Switch A Bulb Y OFF ON ON OFF
  • 6. Logic Gates: The digital circuit that can be analysed with the help of Boolean Algebra is called logic gate or logic circuit. A logic gate can have two or more inputs but only one output. There are 3 fundamental logic gates namely OR gate, AND gate and NOT gate. Truth Table: The operation of a logic gate or circuit can be represented in a table which contains all possible inputs and their corresponding outputs is called a truth table. If there are n inputs in any logic gate, then there will be n2 possible input combinations. 0 and 1 inputs are taken in the order of ascending binary numbers for easy understanding and analysis. A B C D 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 1 1 0 0 1 1 0 1 1 1 1 0 1 1 1 1 Eg. for 4 input gate
  • 7. Digital OR Gate: D1 D2 RL A B ● ● ● ● Y ● 5 V + E ● 5 V + E E ● E A B Y = A + B 0 0 0 0 1 1 1 0 1 1 1 1 Truth Table ● ● ● A B Y The positive voltage (+5 V) corresponds to high input i.e. 1 (state). The negative terminal of the battery is grounded and corresponds to low input i.e. 0 (state). Case 1: Both A and B are given 0 input and the diodes do not conduct current. Hence no output is across RL. i.e. Y = 0 Case 2: A is given 0 and B is given 1. Diode D1 does not conduct current (cut-off) but D2 conducts. Hence output (5 V) is available across RL. i.e. Y = 1 Case 3: A is given 1 and B is given 0. Diode D1 conducts current but D2 does not conduct. Hence output (5 V) is available across RL. i.e. Y = 1 Case 4: A and B are given 1. Both the diodes conduct current. However output (only 5 V) is available across RL. i.e. Y = 1
  • 8. Digital AND Gate: RL A B D1 ● D2 ● ● ● Y ● 5 V + E 5 V + E ● E ● 5 V + E A B Y = A . B 0 0 0 0 1 0 1 0 0 1 1 1 Truth Table ● ● ● A B Y Case 1: Both A and B are given 0 input and the diodes conduct current (Forward biased). Since the current is drained to the earth, hence, no output across RL. i.e. Y = 0 Case 2: A is given 0 and B is given 1. Diode D1 being forward biased conducts current but D2 does not conduct. However, the current from the output battery is drained through D1. So, Y = 0 Case 3: A is given 1 and B is given 0. Diode D1 does not conduct current but D2 being forward biased conducts . However, the current from the output battery is drained through D2. Hence, no output is available across RL. i.e. Y = 0 Case 4: A and B are given 1. Both the diodes do not conduct current. The current from the output battery is available across RL and output circuit. Hence, there is voltage drop (5 V) across RL. i.e. Y = 1
  • 9. ● Rb ● E Digital NOT Gate: ● 5 V + E ● Y E RL ● ● ● E B C N N P A ● 5 V + E Truth Table A Y=A′ 0 1 1 0 ● ● A Y NPN transistor is connected to biasing batteries through Base resistor (Rb) and Collector resistor (RL). Emitter is directly earthed. Input is given through the base and the output is tapped across the collector. Case 1: A is given 0 input. In the absence of forward bias to the P-type base and N-type emitter, the transistor is in cut-off mode (does not conduct current). Hence, the current from the collector battery is available across the output unit. Therefore, voltage drop of 5 V is available across Y. i.e. Y= 1 Case 2: A is given 1 input by connecting the +ve terminal of the input battery. P-type base being forward biased makes the transistor in conduction mode. The current supplied by the collector battery is drained through the transistor to the earth. Therefore, no output is available across Y. i.e. Y = 0
  • 10. NOR Gate: ● E RL ● ● Y 5 V + E E ● ● ● ● E B C N N P Rb D1 RL D2 A B ● ● ● ● E ● 5 V ● + + E E 5 V Truth Table A B A + B Y = (A + B)′ 0 0 0 1 0 1 1 0 1 0 1 0 1 1 1 0 ● ● ● ● A B A + B Y = (A + B)′ ● ● ● A B Y = (A + B)′ Symbol: Circuit:
  • 11. ● E RL ● ● Y 5 V + E E ● ● ● E B C N N P Rb D1 D2 RL A B ● ● ● ● ● 5 V + E 5 V + E ● 5 V + E NAND Gate: Truth Table A B A . B Y = (A . B)′ 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 ● ● ● A B ● ● A . B Y = (A . B)′ ● ● ● A B Y = (A . B)′ Symbol: Circuit:
  • 12. NOR Gate as a Building Block: OR Gate: AND Gate: NOT Gate: ● ● ● A B (A + B)′ ● Y = A + B ● ● ● A′ A ● ● B′ B Y = A . B ● ● ● A′ B′ ● ● Y = A′ A A B (A + B)′ A + B 0 0 1 0 0 1 0 1 1 0 0 1 1 1 0 1 A B A′ B′ A′+B′ (A′+B′)′ 0 0 1 1 1 0 0 1 1 0 1 0 1 0 0 1 1 0 1 1 0 0 0 1 A A′ 0 1 1 0
  • 13. NAND Gate as a Building Block: ● A ● A′ ● B ● B′ Y = A + B ● ● ● A′ B′ OR Gate: AND Gate: ● ● Y = A . B ● ● ● A B (A . B)′ NOT Gate: ● ● Y = A′ A A B (A . B)′ A . B 0 0 1 0 0 1 1 0 1 0 1 0 1 1 0 1 A B A′ B′ A′.B′ (A′ . B′)′ 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 1 1 0 0 0 1 A A′ 0 1 1 0
  • 14. XOR Gate: ● ● ● ● ● ● A A′ B ● B′ A B A′B AB′ A B A′ B′ A′B AB′ Y = A′B + AB′ = A B 0 0 1 1 0 0 0 0 1 1 0 1 0 1 1 0 0 1 0 1 1 1 1 0 0 0 0 0 ● ● ● A B Y = A B Y = A′B + AB′ = A B End of S & SCD - IV