SlideShare a Scribd company logo
SUCCESSIVE APPROXIMATION ADC
What is an ADC?
Different ADC Types
Trade-off between different
topologies
Different ADC Types
The STM32U585xx embeds a successive
approximation register ADC (SAR-ADC)
SAR ADC
SAR ADC
Digital output:
Output is stored in
the N-bit register
Sampling switch:
Sample voltage and store it
into CSH
Analog input:
Connected to the voltage which needs to
be converted (analog sensor, battey
voltage, wheatstone bridge …)
Start
conversion:
Convert
sampled
voltage over
Feedback loop and voltage reference:
Conversion is VREF-dependent
its digital representation
| |
SAR ADC STM32U585xx – Architecture
Successive approximation ADC (SAR-ADC)
Converts analog voltage into a digital
representation (Vref dependent).
ADC input selection
over multiplexer
Multiple ADC
channels per
SAR-ADC.
Analog voltage domain and reference voltage
VDDA powers the analog domain. The voltage
needs to stable for precise conversions.
Vref builds the reference voltage for the ADC
conversion.
Calibration registers
ADC needs to be calibrated for precise
measurements.
ADC trigger
Software and
hardware
trigger
available.
Control the start of
a conversion.
SAR-ADC – Conversion Example (1)
Successive approximation ADC implements the binary search algorithm
Is built out of a comparator, a DAC and a shift register to store the conversion progress.
Analog voltage Vi is successively approximated; conversion needs several comparisons.
SAR-ADC needs a very high clock frequency for fast conversions (oversampling)
Example: 6-bit SAR-ADC
VRE
F
VRE
F
VI =
VREF
=
1.1 V
1.8 V
SAR-ADC – Functionality (2)
At the beginning, VDAC is set to VREF/2 = 0.9 V
The comparator compares VDAC with the analog input: Vi is larger than VDAC and VX is high
This leads to logic 1 in the shift register: the MSB bit is thus “1”
Example: 6-bit SAR-ADC
Vi =
VREF =
1.1 V
1.8 V
SAR-ADC – Functionality (3)
Since the last conversion yielded logic “1”
VDAC is set to VFS/2 + VFS/4 = 0.9 V + 0.45 V = 1.35 V
The comparator compares VDAC with the analog input: Vi is smaller than VDAC and VX is low
This leads to logic 0 in the shift register: the next bit is thus “0”
Example: 6-bit SAR-ADC
Example: 6-bit SAR-ADC
VI =
VREF
=
1.1 V
1.8 V
SAR-ADC – Functionality (4)
Since the last conversion yielded logic “0”
VDAC is set to VFS/2 + VFS/4 - VFS/8 = 0.9 V + 0.45 V – 0.225V = 1.125 V
The comparator compares VDAC with the analog input: Vi is smaller than VDAC and VX is low
This leads to logic 0 in the shift register: the next bit is thus “0”
Example: 6-bit SAR-ADC
VI =
VREF
=
1.1 V
1.8 V
SAR-ADC – Functionality (5)
Since the last conversion yielded logic “0”
VDAC is set to VFS/2 + VFS/4 - VFS/8 - VFS/16 = 0.9 V +0.45 V – 0.225 V – 0.1125 V = 1.0125
V
The comparator compares VDAC with the analog input: Vi is larger than VDAC and VX is high
This leads to logic 1 in the shift register: the next bit is thus “1”
Example: 6-bit SAR-ADC
VI =
VREF
=
1.1 V
1.8 V
SAR-ADC – Functionality (6)
Since the last conversion yielded logic “1”
VDAC is set to VFS/2 + VFS/4 - VFS/8 - VFS/16 + VFS/32 = 0.9 V +0.45 V – 0.225 V – 0.1125 V + 0.05625
V
= 1.06875 V
The comparator compares VDAC with the analog input: Vi is slightly larger than VDAC and VX is low
This leads to logic 0 in the shift register: the next bit is thus “0”
Example: 6-bit SAR-ADC
VI =
VREF
=
1.1 V
1.8 V
SAR-ADC – Functionality (7)
Since the last conversion yielded logic “0”,
VDAC is set to VFS/2 + VFS/4 - VFS/8 - VFS/16 + VFS/32 + VFS/64 = 0.9 V +0.45 V – 0.225 V – 0.1125
V
+ 0.05625 V + 0.028125 V = 1.096875 V
The conversion ends when the shift register is full: ΔV = |1.1 V - 1.096875 V| = 0.003125 V
Example: 6-bit SAR-ADC
VI =
VREF
=
1.1 V
1.8 V
Successive approximation Analog to Digital Convertor
Successive approximation Analog to Digital Convertor
Dual-Slope ADC
Successive approximation Analog to Digital Convertor
Successive approximation Analog to Digital Convertor
Successive approximation Analog to Digital Convertor
If the output voltage is V1 at time T1, then we can write V1 as:
V1 = -T1*Vin/RC
VO = -1/RC Vin dt
After time T1, the switch connects to the reference voltage, and
the circuit integrates the respective voltage. The diagram shows
that the given reference voltage is negative, yet it is usually greater
than the input voltage.
As negative reference is applied, the integrator integrates in a
positive direction and keeps on integrating until the output is
equal to the zero voltage. The time taken is represented by T2.
After time T1, the integrator’s output is:
VO = -1 / RC -Vref dt + Vinitial
We can write the equation for time T2 as:
VO = -T2 * (-Vref) / RC + V1
Where V1 is the initial voltage across the capacitor and VO is the total output voltage across the integrator
in total time T1 + T2.
If we replace V1 by its value in the above equation, then it becomes:
VO = T2 * (Vref) / RC + (-T1 * Vin / RC)
The output would be equal to zero after T1+T2. The equation becomes:
T2*(Vref)/RC +(-T1*Vin/RC)=0
T2=T1*Vin/Vref
Successive approximation Analog to Digital Convertor
Successive approximation Analog to Digital Convertor
Thank you

More Related Content

PPT
adc dac converter
PPTX
PDF
Lecture 12 (adc) rv01
PDF
Cd00004444 understanding-and-minimising-adc-conversion-errors-stmicroelectronics
PPTX
PPT
analog to digital converter.ppt
PPTX
21. ADC.pptx
PPTX
adcPresentation for microcontrolling process techniq
adc dac converter
Lecture 12 (adc) rv01
Cd00004444 understanding-and-minimising-adc-conversion-errors-stmicroelectronics
analog to digital converter.ppt
21. ADC.pptx
adcPresentation for microcontrolling process techniq

Similar to Successive approximation Analog to Digital Convertor (20)

PDF
ANALOG TO DIGITAL CONVERTOR
PDF
AVR_Course_Day6 external hardware interrupts and analogue to digital converter
PPTX
ADC & DAC
PPTX
STM_ADC para microcontroladores STM32 - Conceptos basicos
PPTX
Data convertors
PDF
Analog to digital converter
PPT
digital anlage c converter for digital .ppt
PPTX
Analog to Digital Converter GROUP 2.pptx
PPT
Fundamental of MSD Module-III Part-a.ppt
PPT
Adc dac converter
PPTX
Unit 6.pptx
PDF
Ab cs of_adcs
PDF
Microcontroller part 6_v1
PPTX
Adc by anil kr yadav
PPTX
Interfacing technique with 8085- ADC[0808]
PPTX
ADC - Types (Analog to Digital Converter)
PPTX
simple ADC Interfacing
PDF
DESIGN AND IMPLEMENTATION OF 10 BIT, 2MS/s SPLIT SAR ADC USING 0.18um CMOS TE...
PDF
Nyquiest rate A/D conveters module-4 vasu
PPT
Analog-Digital-Converter in ARM Controllers
ANALOG TO DIGITAL CONVERTOR
AVR_Course_Day6 external hardware interrupts and analogue to digital converter
ADC & DAC
STM_ADC para microcontroladores STM32 - Conceptos basicos
Data convertors
Analog to digital converter
digital anlage c converter for digital .ppt
Analog to Digital Converter GROUP 2.pptx
Fundamental of MSD Module-III Part-a.ppt
Adc dac converter
Unit 6.pptx
Ab cs of_adcs
Microcontroller part 6_v1
Adc by anil kr yadav
Interfacing technique with 8085- ADC[0808]
ADC - Types (Analog to Digital Converter)
simple ADC Interfacing
DESIGN AND IMPLEMENTATION OF 10 BIT, 2MS/s SPLIT SAR ADC USING 0.18um CMOS TE...
Nyquiest rate A/D conveters module-4 vasu
Analog-Digital-Converter in ARM Controllers
Ad

More from KiranG764628 (19)

PPTX
E-WASTE contents and their avoidness on the earth
PPTX
TIME(BEC501) Course File Presentation.pptx
PPT
Module-01 8051 Microcontroller for engineering
PPTX
Module-03 Timers and serial port communication
PPT
Module-02 Instruction Set in 8051 and their usage
PPT
Module-01 8051 Microcontroller presentation
PPTX
Unit_2 Sensors used in automobiles for Mechatronics Engineering
PPT
Automotive_Electronics_for Mechatronics Engineering
PPT
8051 Microcontroller slides foe electronics
PPTX
Clippers and clampers for electronics engineering
PPT
Resistor Capacitor coupled amplifier for electronics
PPTX
UNIT-1 Metal oxide semconductor for electronics
PPTX
Clippers and clampers for electronics engineering
PPT
Resistor Capacitor Coupled Amplifier Basics and Design
PPT
Junction Field Effect Transistor Basics for Electronics Engineering
PPTX
Metal Oxide Semiconductor Field Effect Transistor
PPTX
Transistor fundamentals: Bipolar junction Transistor (BJT)
PPTX
Automotive Electronics for Mechanical Engineering
PDF
Use of Electronics In The Automobile, Antilock Brake Systems, (ABS), Electron...
E-WASTE contents and their avoidness on the earth
TIME(BEC501) Course File Presentation.pptx
Module-01 8051 Microcontroller for engineering
Module-03 Timers and serial port communication
Module-02 Instruction Set in 8051 and their usage
Module-01 8051 Microcontroller presentation
Unit_2 Sensors used in automobiles for Mechatronics Engineering
Automotive_Electronics_for Mechatronics Engineering
8051 Microcontroller slides foe electronics
Clippers and clampers for electronics engineering
Resistor Capacitor coupled amplifier for electronics
UNIT-1 Metal oxide semconductor for electronics
Clippers and clampers for electronics engineering
Resistor Capacitor Coupled Amplifier Basics and Design
Junction Field Effect Transistor Basics for Electronics Engineering
Metal Oxide Semiconductor Field Effect Transistor
Transistor fundamentals: Bipolar junction Transistor (BJT)
Automotive Electronics for Mechanical Engineering
Use of Electronics In The Automobile, Antilock Brake Systems, (ABS), Electron...
Ad

Recently uploaded (20)

PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
DOCX
573137875-Attendance-Management-System-original
PDF
composite construction of structures.pdf
PPTX
web development for engineering and engineering
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PPTX
Lecture Notes Electrical Wiring System Components
PPTX
Internet of Things (IOT) - A guide to understanding
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PPTX
additive manufacturing of ss316l using mig welding
PPTX
bas. eng. economics group 4 presentation 1.pptx
PPTX
Sustainable Sites - Green Building Construction
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PPTX
CH1 Production IntroductoryConcepts.pptx
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPT
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
PPT
Mechanical Engineering MATERIALS Selection
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Operating System & Kernel Study Guide-1 - converted.pdf
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
573137875-Attendance-Management-System-original
composite construction of structures.pdf
web development for engineering and engineering
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
Lecture Notes Electrical Wiring System Components
Internet of Things (IOT) - A guide to understanding
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
additive manufacturing of ss316l using mig welding
bas. eng. economics group 4 presentation 1.pptx
Sustainable Sites - Green Building Construction
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
Model Code of Practice - Construction Work - 21102022 .pdf
CH1 Production IntroductoryConcepts.pptx
CYBER-CRIMES AND SECURITY A guide to understanding
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
Mechanical Engineering MATERIALS Selection

Successive approximation Analog to Digital Convertor

  • 2. What is an ADC?
  • 3. Different ADC Types Trade-off between different topologies
  • 4. Different ADC Types The STM32U585xx embeds a successive approximation register ADC (SAR-ADC)
  • 6. SAR ADC Digital output: Output is stored in the N-bit register Sampling switch: Sample voltage and store it into CSH Analog input: Connected to the voltage which needs to be converted (analog sensor, battey voltage, wheatstone bridge …) Start conversion: Convert sampled voltage over Feedback loop and voltage reference: Conversion is VREF-dependent its digital representation
  • 7. | | SAR ADC STM32U585xx – Architecture Successive approximation ADC (SAR-ADC) Converts analog voltage into a digital representation (Vref dependent). ADC input selection over multiplexer Multiple ADC channels per SAR-ADC. Analog voltage domain and reference voltage VDDA powers the analog domain. The voltage needs to stable for precise conversions. Vref builds the reference voltage for the ADC conversion. Calibration registers ADC needs to be calibrated for precise measurements. ADC trigger Software and hardware trigger available. Control the start of a conversion.
  • 8. SAR-ADC – Conversion Example (1) Successive approximation ADC implements the binary search algorithm Is built out of a comparator, a DAC and a shift register to store the conversion progress. Analog voltage Vi is successively approximated; conversion needs several comparisons. SAR-ADC needs a very high clock frequency for fast conversions (oversampling) Example: 6-bit SAR-ADC VRE F VRE F VI = VREF = 1.1 V 1.8 V
  • 9. SAR-ADC – Functionality (2) At the beginning, VDAC is set to VREF/2 = 0.9 V The comparator compares VDAC with the analog input: Vi is larger than VDAC and VX is high This leads to logic 1 in the shift register: the MSB bit is thus “1” Example: 6-bit SAR-ADC Vi = VREF = 1.1 V 1.8 V
  • 10. SAR-ADC – Functionality (3) Since the last conversion yielded logic “1” VDAC is set to VFS/2 + VFS/4 = 0.9 V + 0.45 V = 1.35 V The comparator compares VDAC with the analog input: Vi is smaller than VDAC and VX is low This leads to logic 0 in the shift register: the next bit is thus “0” Example: 6-bit SAR-ADC Example: 6-bit SAR-ADC VI = VREF = 1.1 V 1.8 V
  • 11. SAR-ADC – Functionality (4) Since the last conversion yielded logic “0” VDAC is set to VFS/2 + VFS/4 - VFS/8 = 0.9 V + 0.45 V – 0.225V = 1.125 V The comparator compares VDAC with the analog input: Vi is smaller than VDAC and VX is low This leads to logic 0 in the shift register: the next bit is thus “0” Example: 6-bit SAR-ADC VI = VREF = 1.1 V 1.8 V
  • 12. SAR-ADC – Functionality (5) Since the last conversion yielded logic “0” VDAC is set to VFS/2 + VFS/4 - VFS/8 - VFS/16 = 0.9 V +0.45 V – 0.225 V – 0.1125 V = 1.0125 V The comparator compares VDAC with the analog input: Vi is larger than VDAC and VX is high This leads to logic 1 in the shift register: the next bit is thus “1” Example: 6-bit SAR-ADC VI = VREF = 1.1 V 1.8 V
  • 13. SAR-ADC – Functionality (6) Since the last conversion yielded logic “1” VDAC is set to VFS/2 + VFS/4 - VFS/8 - VFS/16 + VFS/32 = 0.9 V +0.45 V – 0.225 V – 0.1125 V + 0.05625 V = 1.06875 V The comparator compares VDAC with the analog input: Vi is slightly larger than VDAC and VX is low This leads to logic 0 in the shift register: the next bit is thus “0” Example: 6-bit SAR-ADC VI = VREF = 1.1 V 1.8 V
  • 14. SAR-ADC – Functionality (7) Since the last conversion yielded logic “0”, VDAC is set to VFS/2 + VFS/4 - VFS/8 - VFS/16 + VFS/32 + VFS/64 = 0.9 V +0.45 V – 0.225 V – 0.1125 V + 0.05625 V + 0.028125 V = 1.096875 V The conversion ends when the shift register is full: ΔV = |1.1 V - 1.096875 V| = 0.003125 V Example: 6-bit SAR-ADC VI = VREF = 1.1 V 1.8 V
  • 21. If the output voltage is V1 at time T1, then we can write V1 as: V1 = -T1*Vin/RC VO = -1/RC Vin dt After time T1, the switch connects to the reference voltage, and the circuit integrates the respective voltage. The diagram shows that the given reference voltage is negative, yet it is usually greater than the input voltage. As negative reference is applied, the integrator integrates in a positive direction and keeps on integrating until the output is equal to the zero voltage. The time taken is represented by T2.
  • 22. After time T1, the integrator’s output is: VO = -1 / RC -Vref dt + Vinitial We can write the equation for time T2 as: VO = -T2 * (-Vref) / RC + V1 Where V1 is the initial voltage across the capacitor and VO is the total output voltage across the integrator in total time T1 + T2. If we replace V1 by its value in the above equation, then it becomes: VO = T2 * (Vref) / RC + (-T1 * Vin / RC) The output would be equal to zero after T1+T2. The equation becomes: T2*(Vref)/RC +(-T1*Vin/RC)=0 T2=T1*Vin/Vref