Vlsi Synthesis
0 likes2,211 views
The document discusses the inputs and outputs of place and route tools used in the chip design process. It describes the .cel, .blk, .par, and .net files that are used as inputs to specify connectivity, layout structure, global parameters, and nets. The outputs include the .p11, .p12, .pin, .twf, and .out files that describe placement and routing results. The document also briefly mentions design capture tools like HDL, schematics, and floor planning, as well as design verification tools such as simulation and timing verification.
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-1-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
2
Structural Behavioral
Physical
X’tor
Gate
RTL
Block
Boolean
FSM
Algorithm
GDSII
Placement
Floorplan
Y-Chart
Dan D Gajski](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-2-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
3
Structural Behavioral
Physical
X’tor
Gate
RTL
Block
Boolean
FSM
Algorithm
GDSII
Placement
Floorplan
Layout
Synthesis](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-3-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
4
Structural Behavioral
Physical
X’tor
Gate
RTL
Block
Boolean
FSM
Algorithm
GDSII
Placement
Floorplan
Logic
Synthesis](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-4-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
5
Structural Behavioral
Physical
X’tor
Gate
RTL
Block
Boolean
FSM
Algorithm
GDSII
Placement
Floorplan
High-Level
Synthesis](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-5-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
SYNTHESIS](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-6-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-7-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-8-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-9-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-10-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-11-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-12-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-13-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-14-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-15-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-16-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-17-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-18-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-19-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-20-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-21-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
WORKING OF SIMULATOR](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-22-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-23-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-24-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-25-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-26-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-27-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-28-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-29-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-30-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-31-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-32-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-33-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-34-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-35-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-36-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-37-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-38-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
Input to place and route Tool
The .cel file: States the connectivity of standard cell
port locations and signal names . The ordering and
location of IO pads are specified by pad statements.
The .blk file: Contains information relative to the
structure of each row in the layout.
The .par file: Contains various global parameters to
the layout.
The .net file: Specifies information about the nets to
be routed.](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-39-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
Return files:
The .p11 and .p12 files which describe the placement
of modules.
The .pin file:which describe the segment of routes
The .twf file
The .out file:which is a summery of program execution
The .sv2 and .sav files: Which allows restart the
program](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-40-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
Design Capture tools
HDL Design
Schematic Design
Floor Planning](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-41-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
Design Verification Tools
Simulation
Timing Verifiers
Network isomorphism
Net list comparison
Layout Extraction
Back Annotation
Design rule verification](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-42-320.jpg)
![[AMD Official Use Only - Internal Distribution Only]
43](https://image.slidesharecdn.com/vlsiunitv-201013154233/85/Vlsi-Synthesis-43-320.jpg)
Vlsi Synthesis
- 1. [AMD Official Use Only - Internal Distribution Only]
- 2. [AMD Official Use Only - Internal Distribution Only] 2 Structural Behavioral Physical X’tor Gate RTL Block Boolean FSM Algorithm GDSII Placement Floorplan Y-Chart Dan D Gajski
- 3. [AMD Official Use Only - Internal Distribution Only] 3 Structural Behavioral Physical X’tor Gate RTL Block Boolean FSM Algorithm GDSII Placement Floorplan Layout Synthesis
- 4. [AMD Official Use Only - Internal Distribution Only] 4 Structural Behavioral Physical X’tor Gate RTL Block Boolean FSM Algorithm GDSII Placement Floorplan Logic Synthesis
- 5. [AMD Official Use Only - Internal Distribution Only] 5 Structural Behavioral Physical X’tor Gate RTL Block Boolean FSM Algorithm GDSII Placement Floorplan High-Level Synthesis
- 6. [AMD Official Use Only - Internal Distribution Only] SYNTHESIS
- 7. [AMD Official Use Only - Internal Distribution Only]
- 8. [AMD Official Use Only - Internal Distribution Only]
- 9. [AMD Official Use Only - Internal Distribution Only]
- 10. [AMD Official Use Only - Internal Distribution Only]
- 11. [AMD Official Use Only - Internal Distribution Only]
- 12. [AMD Official Use Only - Internal Distribution Only]
- 13. [AMD Official Use Only - Internal Distribution Only]
- 14. [AMD Official Use Only - Internal Distribution Only]
- 15. [AMD Official Use Only - Internal Distribution Only]
- 16. [AMD Official Use Only - Internal Distribution Only]
- 17. [AMD Official Use Only - Internal Distribution Only]
- 18. [AMD Official Use Only - Internal Distribution Only]
- 19. [AMD Official Use Only - Internal Distribution Only]
- 20. [AMD Official Use Only - Internal Distribution Only]
- 21. [AMD Official Use Only - Internal Distribution Only]
- 22. [AMD Official Use Only - Internal Distribution Only] WORKING OF SIMULATOR
- 23. [AMD Official Use Only - Internal Distribution Only]
- 24. [AMD Official Use Only - Internal Distribution Only]
- 25. [AMD Official Use Only - Internal Distribution Only]
- 26. [AMD Official Use Only - Internal Distribution Only]
- 27. [AMD Official Use Only - Internal Distribution Only]
- 28. [AMD Official Use Only - Internal Distribution Only]
- 29. [AMD Official Use Only - Internal Distribution Only]
- 30. [AMD Official Use Only - Internal Distribution Only]
- 31. [AMD Official Use Only - Internal Distribution Only]
- 32. [AMD Official Use Only - Internal Distribution Only]
- 33. [AMD Official Use Only - Internal Distribution Only]
- 34. [AMD Official Use Only - Internal Distribution Only]
- 35. [AMD Official Use Only - Internal Distribution Only]
- 36. [AMD Official Use Only - Internal Distribution Only]
- 37. [AMD Official Use Only - Internal Distribution Only]
- 38. [AMD Official Use Only - Internal Distribution Only]
- 39. [AMD Official Use Only - Internal Distribution Only] Input to place and route Tool The .cel file: States the connectivity of standard cell port locations and signal names . The ordering and location of IO pads are specified by pad statements. The .blk file: Contains information relative to the structure of each row in the layout. The .par file: Contains various global parameters to the layout. The .net file: Specifies information about the nets to be routed.
- 40. [AMD Official Use Only - Internal Distribution Only] Return files: The .p11 and .p12 files which describe the placement of modules. The .pin file:which describe the segment of routes The .twf file The .out file:which is a summery of program execution The .sv2 and .sav files: Which allows restart the program
- 41. [AMD Official Use Only - Internal Distribution Only] Design Capture tools HDL Design Schematic Design Floor Planning
- 42. [AMD Official Use Only - Internal Distribution Only] Design Verification Tools Simulation Timing Verifiers Network isomorphism Net list comparison Layout Extraction Back Annotation Design rule verification
- 43. [AMD Official Use Only - Internal Distribution Only] 43