SlideShare a Scribd company logo
3
Most read
9
Most read
10
Most read
MULTIPLEXER
Dr. N. Anuradha
Asst. Professor of Physics
Bon Secours College for Women
Thanjavur
MULTIPLEXER
 Multiplexer means many into one
 Many inputs, only one outputs
 Control signals steer any input to the output
 Also called data selector
 General idea & general circuit
 n – input signals
 m – control signals
 1- output signals
 m control signals select 2m input signals
= n < 2m
4 - to - 1 Multiplexer
 Depending on control inputs A & B = one of the four inputs D0 to D3 steered to
output Y
 SOP Operation
Y = A B D0 + ABD1 + ABD2 + ABD3
 If A = 0, B = 0
Y = 0 0 D0 + 0 0 D1 + 0 0 D2 + 0 0 D3
Y = 1 1 D0 + 1 0 D1 + 0 1 D2 + 0 0 D3
Y = D0
 A = 0, B = 0 == upper AND gate is active, others inactive
Y = D0
 A = 0, B = 1 == Second AND gate is active, others inactive
Y = D1
 A = 1, B = 0 == Third AND gate is active, others inactive
Y = D2
 A = 1, B = 1 == Fourth AND gate is active, others inactive ====== Y = D3
3. multiplexer
16 - to - 1 Multiplexer
 Inputs = D0 to D15
 When ABCD = 0000, Upper AND = active, other gates = disabled, D0 transmitted
to output
Y = D0
 If D0 = 0, Y = 0, If D0 = 1, Y = 1
 The value Y depends on D0
 When ABCD = 1111, Lower AND gate is active, others inactive
Y = D15
 Output Y =
8 - to - 1 Multiplexer
 Inputs = D0 to D7, Three control inputs
 When ABC = 000, Y = D0
 ABC = 001, Y = D1
 ABC = 010, Y = D2 ……………………….. ABC = 111, Y = D7
3. multiplexer
IC 74150
 16 - to - 1 TTL multiplexer, 24 pin IC
 Pin 1 to 8 & 16 to 23 ===== D0 to D15
 Pin 11, 13, 14, 15 ======= A, B, C, D
 Pin 10 = output = complement of the selected data bit
 Pin 9 = Strobe = enables or disables the input
 Low strobe = enable the multiplexer ====== Y = Dn
 High strobe = disable the multiplexer ====== Output = high === value of
ABCD doesn’t matter
 Two standard methods for implementing truth table
1. Sum of products
2. Product of sum
3. Third method is multiplexer solution
 i.e., complementing each Y output = data input
3. multiplexer
Multiplexer Logic
 Complementing each Y output = data input
1. D0 = î = 0
2. D1 = ô = 1 ……………. D15 = î = 0
Bubbles on Signal lines
 Bubble on the line = complement
 Bubbles = indicate active low signal
Nibble Multiplexer
 Input = 4 bits = nibble = A3A2A1A0 = B3B2B1B0
 SELECT = determine which nibble is transmitted to output
 SELECT = Low = Four NAND gates on left activated
 Y3Y2Y1Y0 = A3A2A1A0
 SELECT = High = Four NAND gates on right activated
 Y3Y2Y1Y0 = B3B2B1B0
Nibble Multiplexer – IC 74157
 Has Strobe input
 Strobe is active low input
 Strobe = low ==== multiplexer is active
 Strobe = high ==== multiplexer is inactive

More Related Content

PPTX
Code Converters & Parity Checker
PPT
multiplexers and demultiplexers
PPTX
Multiplexer & de multiplexer
PPTX
PPTX
SHIFT REGISTERS
PPT
Multiplexers & Demultiplexers
PPTX
Multiplexer and demultiplexer applications.ppsx 3
PDF
Half subtracter
Code Converters & Parity Checker
multiplexers and demultiplexers
Multiplexer & de multiplexer
SHIFT REGISTERS
Multiplexers & Demultiplexers
Multiplexer and demultiplexer applications.ppsx 3
Half subtracter

What's hot (20)

PPT
Digital Logic circuit
PPTX
Encoders and decoders
PPTX
Logic Gates Presentation
ODP
D Flip Flop
PPTX
Presentation on JFET
PPTX
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
PPT
PUT (industrial electronic)
PPTX
Adder ppt
PPTX
Chapter 6: Sequential Logic
PDF
8086 String Instructions.pdf
PPTX
Parity generator & checker
PPTX
Demultiplexer
PPTX
Decoder Full Presentation
PPT
De Morgan Theorem B[1]
PPTX
J - K & MASTERSLAVE FLIPFLOPS
PPTX
Flipflop
PDF
Varactor diode
PPTX
Microcontroller 8051
PPTX
Logic gates and NAND and NOR univarsal gates
PPT
Two port networks
Digital Logic circuit
Encoders and decoders
Logic Gates Presentation
D Flip Flop
Presentation on JFET
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
PUT (industrial electronic)
Adder ppt
Chapter 6: Sequential Logic
8086 String Instructions.pdf
Parity generator & checker
Demultiplexer
Decoder Full Presentation
De Morgan Theorem B[1]
J - K & MASTERSLAVE FLIPFLOPS
Flipflop
Varactor diode
Microcontroller 8051
Logic gates and NAND and NOR univarsal gates
Two port networks
Ad

Similar to 3. multiplexer (20)

PPTX
PPTX
multiplexer and d-multiplexer
PPTX
Digital VLSI - Unit 2.pptx
PDF
15CS32 ADE Module 3
PPTX
encoderdecoder.pptx
PPT
Combinational circuits
PPTX
Digital Logic Design Lecture on Counters and
PDF
Encoder & Decoder
PPTX
digital electronics..
PPT
digital electr Chapter-4-Combinational ckt.ppt
PPT
Logic System Design KTU Chapter-4.ppt
PDF
Unit-I11111111111111111111111111111I.pdf
PPT
Combinational circuits
PPT
dld.ppt
PPTX
Decoders-Digital Electronics
DOC
Mcsl 17 ALP lab manual
PPT
leccccccccccc14_combinational_blocks.ppt
PPTX
Decoder
PDF
Unit-IV(jhfddfghjtdfghhjhgfgCLC) (2).pdf
PPTX
B sc3 unit 4 combi..lckt
multiplexer and d-multiplexer
Digital VLSI - Unit 2.pptx
15CS32 ADE Module 3
encoderdecoder.pptx
Combinational circuits
Digital Logic Design Lecture on Counters and
Encoder & Decoder
digital electronics..
digital electr Chapter-4-Combinational ckt.ppt
Logic System Design KTU Chapter-4.ppt
Unit-I11111111111111111111111111111I.pdf
Combinational circuits
dld.ppt
Decoders-Digital Electronics
Mcsl 17 ALP lab manual
leccccccccccc14_combinational_blocks.ppt
Decoder
Unit-IV(jhfddfghjtdfghhjhgfgCLC) (2).pdf
B sc3 unit 4 combi..lckt
Ad

More from DEPARTMENT OF PHYSICS (20)

PPTX
PPTX
Phototransistor
PPTX
PPTX
Opto electronic devices
PPTX
Basics of laser action
PPTX
7 Segment Display
PDF
Intel 8051 - pin description
PDF
MICROCONTROLLER - INTEL 8051
PDF
Intel 8085 - Smallest number in a data array
PDF
Intel 8085 largest number in a data array
PDF
Intel 8085 - Arrange an array of data in ascending order
PPTX
Haemodialysis
PPTX
PPTX
PPTX
PPTX
Microprocessor
PPTX
Superconductor
PPTX
Nuclear physics ppt
PDF
PDF
types of satelite comunication
Phototransistor
Opto electronic devices
Basics of laser action
7 Segment Display
Intel 8051 - pin description
MICROCONTROLLER - INTEL 8051
Intel 8085 - Smallest number in a data array
Intel 8085 largest number in a data array
Intel 8085 - Arrange an array of data in ascending order
Haemodialysis
Microprocessor
Superconductor
Nuclear physics ppt
types of satelite comunication

Recently uploaded (20)

PDF
Mobile App Security Testing_ A Comprehensive Guide.pdf
PDF
Optimiser vos workloads AI/ML sur Amazon EC2 et AWS Graviton
PDF
Video forgery: An extensive analysis of inter-and intra-frame manipulation al...
PDF
Agricultural_Statistics_at_a_Glance_2022_0.pdf
PDF
Electronic commerce courselecture one. Pdf
PPTX
Programs and apps: productivity, graphics, security and other tools
PDF
Advanced methodologies resolving dimensionality complications for autism neur...
PPTX
Group 1 Presentation -Planning and Decision Making .pptx
PPTX
20250228 LYD VKU AI Blended-Learning.pptx
PDF
A comparative analysis of optical character recognition models for extracting...
PPTX
Tartificialntelligence_presentation.pptx
PPTX
KOM of Painting work and Equipment Insulation REV00 update 25-dec.pptx
PDF
Approach and Philosophy of On baking technology
PDF
Build a system with the filesystem maintained by OSTree @ COSCUP 2025
PDF
Building Integrated photovoltaic BIPV_UPV.pdf
PDF
Network Security Unit 5.pdf for BCA BBA.
PDF
cuic standard and advanced reporting.pdf
PDF
Unlocking AI with Model Context Protocol (MCP)
PPTX
SOPHOS-XG Firewall Administrator PPT.pptx
PPTX
Big Data Technologies - Introduction.pptx
Mobile App Security Testing_ A Comprehensive Guide.pdf
Optimiser vos workloads AI/ML sur Amazon EC2 et AWS Graviton
Video forgery: An extensive analysis of inter-and intra-frame manipulation al...
Agricultural_Statistics_at_a_Glance_2022_0.pdf
Electronic commerce courselecture one. Pdf
Programs and apps: productivity, graphics, security and other tools
Advanced methodologies resolving dimensionality complications for autism neur...
Group 1 Presentation -Planning and Decision Making .pptx
20250228 LYD VKU AI Blended-Learning.pptx
A comparative analysis of optical character recognition models for extracting...
Tartificialntelligence_presentation.pptx
KOM of Painting work and Equipment Insulation REV00 update 25-dec.pptx
Approach and Philosophy of On baking technology
Build a system with the filesystem maintained by OSTree @ COSCUP 2025
Building Integrated photovoltaic BIPV_UPV.pdf
Network Security Unit 5.pdf for BCA BBA.
cuic standard and advanced reporting.pdf
Unlocking AI with Model Context Protocol (MCP)
SOPHOS-XG Firewall Administrator PPT.pptx
Big Data Technologies - Introduction.pptx

3. multiplexer

  • 1. MULTIPLEXER Dr. N. Anuradha Asst. Professor of Physics Bon Secours College for Women Thanjavur
  • 2. MULTIPLEXER  Multiplexer means many into one  Many inputs, only one outputs  Control signals steer any input to the output  Also called data selector  General idea & general circuit  n – input signals  m – control signals  1- output signals  m control signals select 2m input signals = n < 2m
  • 3. 4 - to - 1 Multiplexer  Depending on control inputs A & B = one of the four inputs D0 to D3 steered to output Y  SOP Operation Y = A B D0 + ABD1 + ABD2 + ABD3  If A = 0, B = 0 Y = 0 0 D0 + 0 0 D1 + 0 0 D2 + 0 0 D3 Y = 1 1 D0 + 1 0 D1 + 0 1 D2 + 0 0 D3 Y = D0  A = 0, B = 0 == upper AND gate is active, others inactive Y = D0  A = 0, B = 1 == Second AND gate is active, others inactive Y = D1  A = 1, B = 0 == Third AND gate is active, others inactive Y = D2  A = 1, B = 1 == Fourth AND gate is active, others inactive ====== Y = D3
  • 5. 16 - to - 1 Multiplexer  Inputs = D0 to D15  When ABCD = 0000, Upper AND = active, other gates = disabled, D0 transmitted to output Y = D0  If D0 = 0, Y = 0, If D0 = 1, Y = 1  The value Y depends on D0  When ABCD = 1111, Lower AND gate is active, others inactive Y = D15  Output Y = 8 - to - 1 Multiplexer  Inputs = D0 to D7, Three control inputs  When ABC = 000, Y = D0  ABC = 001, Y = D1  ABC = 010, Y = D2 ……………………….. ABC = 111, Y = D7
  • 7. IC 74150  16 - to - 1 TTL multiplexer, 24 pin IC  Pin 1 to 8 & 16 to 23 ===== D0 to D15  Pin 11, 13, 14, 15 ======= A, B, C, D  Pin 10 = output = complement of the selected data bit  Pin 9 = Strobe = enables or disables the input  Low strobe = enable the multiplexer ====== Y = Dn  High strobe = disable the multiplexer ====== Output = high === value of ABCD doesn’t matter  Two standard methods for implementing truth table 1. Sum of products 2. Product of sum 3. Third method is multiplexer solution  i.e., complementing each Y output = data input
  • 9. Multiplexer Logic  Complementing each Y output = data input 1. D0 = î = 0 2. D1 = ô = 1 ……………. D15 = î = 0 Bubbles on Signal lines  Bubble on the line = complement  Bubbles = indicate active low signal Nibble Multiplexer  Input = 4 bits = nibble = A3A2A1A0 = B3B2B1B0  SELECT = determine which nibble is transmitted to output  SELECT = Low = Four NAND gates on left activated  Y3Y2Y1Y0 = A3A2A1A0  SELECT = High = Four NAND gates on right activated  Y3Y2Y1Y0 = B3B2B1B0
  • 10. Nibble Multiplexer – IC 74157  Has Strobe input  Strobe is active low input  Strobe = low ==== multiplexer is active  Strobe = high ==== multiplexer is inactive