SlideShare a Scribd company logo
4
Most read
6
Most read
14
Most read
ARCHITECTURE 0F 8086
MICROPROCESSOR
1
CONTENTS
INTRODUCTION 8086 MICROPROCESSOR
ARCHITECTURE OF 8086 MICROPROSSESOR
BIU AND EU
REGISTERS OF 8086
ALU
QUEUING OF INSTRUCTION IN 8086
2
INTRODUCTION TO 8086
The microprocessor 8086 is made of HMOS: high performance metal
oxide semiconductor technology with an IC circuitry equivalent to ≈
29000 transistors.
Housed in a 40-pin dual in-line package.
8086 is a 16bit processor. It’s ALU, internal registers works with 16bit
binary word.
8086 has a 16bit data bus. It can read or write data to a memory/port
either 16bits or 8 bit at a time.
8086 has a 20 bit address bus which means, it can address up to 220
= 1MB memory location.
Frequency range of 8086 is 6-10 MHz.
3
4
8086 ARCHITECTURE
6
7
Bus Interface Unit (BIU)
The BIU fetches instructions, reads and writes
data, and computes the 20-bit address.
 BIU handles all the data transfers and addresses
on the buses for EU.
EU executes instructions from the instruction
system byte queue.
Execution Unit (EU)
The EU contains Control Circuitry, Instruction Decoder, ALU,
Pointer and Index register, Flag register.
EU tells the BIU where to fetch instructions and data.
The EU decodes and executes the instructions using the
16-bit ALU.
 Decoder translates instructions into series of actions which EU
carries out.
 ALU can perform arithmetic and Logical operations.
Control Circuitry directs internal operations.
REGISTERS IN 8086
ES
CS
SS
DS
IP
AH
BH
CH
DH
AL
BL
CL
DL
SP
BP
SI
DI
FLAGS
AX
BX
CX
DX
Extra Segment
Code Segment
Stack Segment
Data Segment
Instruction Pointer
Accumulator
Base Register
Count Register
Data Register
Stack Pointer
Base Pointer
Source Index Register
BIU registers
(20 bit adder)
EU registers
Destination Index Register
FLAGS Register
Registers Description
• Registers
– Data registers
• Hold data for an operation to be performed
• There are 4 data registers (AX, BX, CX, DX)
– Address registers
• Hold the address of an instruction or data element
• Segment registers (CS, DS, ES, SS)
• Pointer registers (SP, BP, IP)
• Index registers (SI, DI)
– Status register (FLAG Register)
• Keeps the current status of the processor
• In total there are fourteen 16-bit registers in an 8086/8088
• Instructions execute faster if the data is in a register
• Low and High bytes of the data registers can be accessed
separately
– AH, BH, CH, DH are the high bytes
– AL, BL, CL, and DL are the low bytes
• Data Registers are general purpose registers but they also
perform special functions
• AX
– Accumulator Register
– Preferred register to use in arithmetic, logic and data transfer
instructions because it generates the shortest Machine
Language Code
– Must be used in multiplication and division operations
– Must also be used in I/O operations
Data Registers
• BX
– Base Register
– Also serves as an address register
– Used in array operations
• CX
– Count register
– Used as a loop counter
– Used in shift and rotate operations
• DX
– Data register
– Used in multiplication and division
– Also used in I/O operations
Data Registers (contd..)
Flag Register
Carry flag
Parity flag
Auxiliary flag
Zero
Overflow
Direction
Interrupt enable
Trap
Sign
6 are status flags
3 are control flag
Flag Register Description
• SF (sign) Contains the resulting sign of an arithmetic
operation (1=negative)
• ZF (zero) Indicates when the result of arithmetic or a
comparison is zero. (1=yes)
• CF (Carry) Holds the carry out after addition or the borrow
after subtraction.
• AF (auxiliary carry) Contains carry out of bit 3 into bit 4 for
specialized arithmetic.
• PF (parity) Indicates the number of 1 bits that result from
an operation in accumulator.
16
• OF (overflow) Indicates overflow of the leftmost bit during
arithmetic operation.
• DF (direction) Indicates left or right for moving or
comparing string data if df=0 then then string proceed
from lower address to high otherwise high add. To low add.
• IF (interrupt) Indicates whether external interrupts are
being processed or ignored.
TF (trap flag)
TF (trap) Permits operation of the processor in single
step mode .Here single stepping means to run a one
instruction at a time and see the contents of used registers
and memory avilaiable after execution of program. This is
one way to debug the program and errors can be eaisly
eliminated.
17
• IP: Instruction Pointer
Points to Next Instruction in code Memory.it
calculate the 20 bit physical address.
SP: Stack pointer
Points to Program Stack.it contains 16 bit
offeset from start of stack segment.
• BP: Base Pointer
Primarily used to access data on the stack
Can be used to access data in other
Pointer and Index Registers
SI & DI: Source and Destination Index register
It is required for string operations. When string operations
are performed, the SI & DI register points to memory
locations in the data segment which is addressed by the
DS register.
In case when physical address is calculated from SI and DS sI holds the
20 bit address.
ES+DI is used to calculate the 20 bit adderess then di holds this address.
19
ALU
ALU stands for arithmetic and logic unit. It performs,
1. Math operation like 8 or 16 bit addition, subtraction, data
conversion,
2. Logical operation like NOT, OR,XOR,AND,etc.
3. Increment ,decrement, and shift operation.
20
Instruction queue in 8086
8086 provides queuing facility where BIU fetches
the six instruction byte from memory while current
instruction is being executed. It speed up the
program execution.
It works on first in first out (FIFO) fashion.
The size of queue for 8086 is 6 bytes.
BIU fetches the instruction code from memory and
stores in queue, EU fetches the instruction from
queue for execution.
21
Thank You
22

More Related Content

PPT
8086 micro processor
PPT
Architecture of 8086 Microprocessor
PPTX
8086 Microprocessor
PPT
8086microprocessor 130821100244-phpapp02
PPT
8086microprocessor 130821100244-phpapp02
PPT
8086microprocessor 130821100244-phpapp02
PPT
8086microprocessor 130821100244-phpapp02
8086 micro processor
Architecture of 8086 Microprocessor
8086 Microprocessor
8086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp02
8086microprocessor 130821100244-phpapp02

Similar to 8086 Architecture & pipelining presentation.ppt (20)

PDF
8086 Architecture ppt.pdf
PDF
Architecture of 8086 pdf for engineering studnets
PPT
Arch 8086
DOC
8086 handout for chapter one and two
DOC
8051 microcontroller
PDF
microprocessor_part_3_compressed_1588259301.pdf
PPTX
fINA_Foramt- 8086 Architecture_2021.pptx
PPSX
8086 microprocessor
PPT
The Intel 8086 microprocessor
PPTX
Microprocessors
PDF
chapter 2 8086 architecture L11_2024.pdf
PPTX
CH-02 8086-microprocessor-architecture.pptx
PPTX
The 8086 microprocessor
PPTX
8086 architecture
PPTX
Presentation on 8086 microprocessor
PDF
MPMC PPT_MODULE 1&2 Jan202mmmmmmmmmmm4.pdf
PPTX
INTEL 8086 MICROPROCESSOR
PDF
8086 Microprocessor
PPT
SUSTAINABLE ENGINEERING FUNDAMENTALS NEW FOR BTECH KTU STUDENTS
PPT
8086-microprocessor-architecture.ppt
8086 Architecture ppt.pdf
Architecture of 8086 pdf for engineering studnets
Arch 8086
8086 handout for chapter one and two
8051 microcontroller
microprocessor_part_3_compressed_1588259301.pdf
fINA_Foramt- 8086 Architecture_2021.pptx
8086 microprocessor
The Intel 8086 microprocessor
Microprocessors
chapter 2 8086 architecture L11_2024.pdf
CH-02 8086-microprocessor-architecture.pptx
The 8086 microprocessor
8086 architecture
Presentation on 8086 microprocessor
MPMC PPT_MODULE 1&2 Jan202mmmmmmmmmmm4.pdf
INTEL 8086 MICROPROCESSOR
8086 Microprocessor
SUSTAINABLE ENGINEERING FUNDAMENTALS NEW FOR BTECH KTU STUDENTS
8086-microprocessor-architecture.ppt
Ad

More from neethujaaps (7)

PPTX
Interrupt in 8051 microcontrollers .pptx
PPT
29317254-Standard-Single-Purpose-Processors-Peripherals.ppt
PDF
Advanced Microprocessors Class Notes.pdf
PPTX
8086 Microprocessor Interrupts - UG Final Sem.pptx
PPTX
De-Multiplexing of Address and Data Bus in 8086.pptx
PPTX
Graphene Transistors By Alex Van Eck.pptx
PPTX
ELE641A-powe Electronics power point presentation.pptx
Interrupt in 8051 microcontrollers .pptx
29317254-Standard-Single-Purpose-Processors-Peripherals.ppt
Advanced Microprocessors Class Notes.pdf
8086 Microprocessor Interrupts - UG Final Sem.pptx
De-Multiplexing of Address and Data Bus in 8086.pptx
Graphene Transistors By Alex Van Eck.pptx
ELE641A-powe Electronics power point presentation.pptx
Ad

Recently uploaded (20)

PDF
Abdominal Access Techniques with Prof. Dr. R K Mishra
PDF
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
PPTX
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
PPTX
PPH.pptx obstetrics and gynecology in nursing
PDF
Pre independence Education in Inndia.pdf
PPTX
Cell Types and Its function , kingdom of life
PDF
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
PDF
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
PDF
Anesthesia in Laparoscopic Surgery in India
PPTX
Pharma ospi slides which help in ospi learning
PPTX
Lesson notes of climatology university.
PDF
Complications of Minimal Access Surgery at WLH
PPTX
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PDF
O5-L3 Freight Transport Ops (International) V1.pdf
PDF
Classroom Observation Tools for Teachers
PPTX
Cell Structure & Organelles in detailed.
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PDF
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
PPTX
master seminar digital applications in india
Abdominal Access Techniques with Prof. Dr. R K Mishra
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
PPH.pptx obstetrics and gynecology in nursing
Pre independence Education in Inndia.pdf
Cell Types and Its function , kingdom of life
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
Anesthesia in Laparoscopic Surgery in India
Pharma ospi slides which help in ospi learning
Lesson notes of climatology university.
Complications of Minimal Access Surgery at WLH
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
FourierSeries-QuestionsWithAnswers(Part-A).pdf
O5-L3 Freight Transport Ops (International) V1.pdf
Classroom Observation Tools for Teachers
Cell Structure & Organelles in detailed.
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
BÀI TẬP BỔ TRỢ 4 KỸ NĂNG TIẾNG ANH 9 GLOBAL SUCCESS - CẢ NĂM - BÁM SÁT FORM Đ...
master seminar digital applications in india

8086 Architecture & pipelining presentation.ppt

  • 2. CONTENTS INTRODUCTION 8086 MICROPROCESSOR ARCHITECTURE OF 8086 MICROPROSSESOR BIU AND EU REGISTERS OF 8086 ALU QUEUING OF INSTRUCTION IN 8086 2
  • 3. INTRODUCTION TO 8086 The microprocessor 8086 is made of HMOS: high performance metal oxide semiconductor technology with an IC circuitry equivalent to ≈ 29000 transistors. Housed in a 40-pin dual in-line package. 8086 is a 16bit processor. It’s ALU, internal registers works with 16bit binary word. 8086 has a 16bit data bus. It can read or write data to a memory/port either 16bits or 8 bit at a time. 8086 has a 20 bit address bus which means, it can address up to 220 = 1MB memory location. Frequency range of 8086 is 6-10 MHz. 3
  • 4. 4
  • 6. 6
  • 7. 7
  • 8. Bus Interface Unit (BIU) The BIU fetches instructions, reads and writes data, and computes the 20-bit address.  BIU handles all the data transfers and addresses on the buses for EU. EU executes instructions from the instruction system byte queue.
  • 9. Execution Unit (EU) The EU contains Control Circuitry, Instruction Decoder, ALU, Pointer and Index register, Flag register. EU tells the BIU where to fetch instructions and data. The EU decodes and executes the instructions using the 16-bit ALU.  Decoder translates instructions into series of actions which EU carries out.  ALU can perform arithmetic and Logical operations. Control Circuitry directs internal operations.
  • 10. REGISTERS IN 8086 ES CS SS DS IP AH BH CH DH AL BL CL DL SP BP SI DI FLAGS AX BX CX DX Extra Segment Code Segment Stack Segment Data Segment Instruction Pointer Accumulator Base Register Count Register Data Register Stack Pointer Base Pointer Source Index Register BIU registers (20 bit adder) EU registers Destination Index Register FLAGS Register
  • 11. Registers Description • Registers – Data registers • Hold data for an operation to be performed • There are 4 data registers (AX, BX, CX, DX) – Address registers • Hold the address of an instruction or data element • Segment registers (CS, DS, ES, SS) • Pointer registers (SP, BP, IP) • Index registers (SI, DI) – Status register (FLAG Register) • Keeps the current status of the processor • In total there are fourteen 16-bit registers in an 8086/8088
  • 12. • Instructions execute faster if the data is in a register • Low and High bytes of the data registers can be accessed separately – AH, BH, CH, DH are the high bytes – AL, BL, CL, and DL are the low bytes • Data Registers are general purpose registers but they also perform special functions • AX – Accumulator Register – Preferred register to use in arithmetic, logic and data transfer instructions because it generates the shortest Machine Language Code – Must be used in multiplication and division operations – Must also be used in I/O operations Data Registers
  • 13. • BX – Base Register – Also serves as an address register – Used in array operations • CX – Count register – Used as a loop counter – Used in shift and rotate operations • DX – Data register – Used in multiplication and division – Also used in I/O operations Data Registers (contd..)
  • 14. Flag Register Carry flag Parity flag Auxiliary flag Zero Overflow Direction Interrupt enable Trap Sign 6 are status flags 3 are control flag
  • 15. Flag Register Description • SF (sign) Contains the resulting sign of an arithmetic operation (1=negative) • ZF (zero) Indicates when the result of arithmetic or a comparison is zero. (1=yes) • CF (Carry) Holds the carry out after addition or the borrow after subtraction. • AF (auxiliary carry) Contains carry out of bit 3 into bit 4 for specialized arithmetic. • PF (parity) Indicates the number of 1 bits that result from an operation in accumulator.
  • 16. 16 • OF (overflow) Indicates overflow of the leftmost bit during arithmetic operation. • DF (direction) Indicates left or right for moving or comparing string data if df=0 then then string proceed from lower address to high otherwise high add. To low add. • IF (interrupt) Indicates whether external interrupts are being processed or ignored.
  • 17. TF (trap flag) TF (trap) Permits operation of the processor in single step mode .Here single stepping means to run a one instruction at a time and see the contents of used registers and memory avilaiable after execution of program. This is one way to debug the program and errors can be eaisly eliminated. 17
  • 18. • IP: Instruction Pointer Points to Next Instruction in code Memory.it calculate the 20 bit physical address. SP: Stack pointer Points to Program Stack.it contains 16 bit offeset from start of stack segment. • BP: Base Pointer Primarily used to access data on the stack Can be used to access data in other Pointer and Index Registers
  • 19. SI & DI: Source and Destination Index register It is required for string operations. When string operations are performed, the SI & DI register points to memory locations in the data segment which is addressed by the DS register. In case when physical address is calculated from SI and DS sI holds the 20 bit address. ES+DI is used to calculate the 20 bit adderess then di holds this address. 19
  • 20. ALU ALU stands for arithmetic and logic unit. It performs, 1. Math operation like 8 or 16 bit addition, subtraction, data conversion, 2. Logical operation like NOT, OR,XOR,AND,etc. 3. Increment ,decrement, and shift operation. 20
  • 21. Instruction queue in 8086 8086 provides queuing facility where BIU fetches the six instruction byte from memory while current instruction is being executed. It speed up the program execution. It works on first in first out (FIFO) fashion. The size of queue for 8086 is 6 bytes. BIU fetches the instruction code from memory and stores in queue, EU fetches the instruction from queue for execution. 21