2
Most read
Carc 07.02
alessandro.bogliolo@uniurb.it
07. Memory
07.02. Non-Volatile Memory Chips
• NAND and NOR memories
• Floating gate transistors
• FLASH memories
Computer Architecture
alessandro.bogliolo@uniurb.it
Carc 07.02
alessandro.bogliolo@uniurb.it
NOR-based ROM
GND/source
WL0
WL1
WL2
WL3
BL0 BL1 BL2 BL3
charge
WL0
WL1
WL2
WL3
BL0 BL1 BL2 BL3
1 0 1 1
0 1 1 0
1 0 1 0
1 1 1 1
Carc 07.02
alessandro.bogliolo@uniurb.it
NAND-based ROM
WL0
WL1
WL2
WL3
BL0 BL1 BL2 BL3
charge
WL0
WL1
WL2
WL3
BL0 BL1 BL2 BL3
0 1 0 0
1 0 0 1
0 1 0 1
0 0 0 0
Carc 07.02
alessandro.bogliolo@uniurb.it
Floating gate transistor
Control gate
Floating gate
n+ source n+ drain
p-substrate
bulk
-
-
Erasure
(Fowler-Nordheim
tunneling)
Programming
(hot-electron injection)
-
Programming
(F-N tunneling)
Carc 07.02
alessandro.bogliolo@uniurb.it
Floating gate transistor
(programming/writing)
VGS
FG
FG
T
C
Q
V


Without charge
in the FG
With negative
charge in the FG
1 0 1 0
Works like a transistor Works like an open line
With positive
charge in the FG
1 0
Works like a short circuit
Carc 07.02
alessandro.bogliolo@uniurb.it
NOR-based flash memories
• Read
• Random access, like a ROM
• Erase
• F-N tunneling
• Write (programming)
• Hot-electron injection
• Interface
• Common flash interface
• Applications
• Execute in place
Carc 07.02
alessandro.bogliolo@uniurb.it
NAND-based flash memories
• Read
• Sequential
• Erase
• F-N tunneling (release)
• Write (programming)
• F-N tunneling (injection)
• Interface
• Like a block device
• MMU required to support execute-in-place
• Applications
• File system
Carc 07.02
alessandro.bogliolo@uniurb.it
Multi-level flash cells
• Multi-level cell
• Control the amount of charge in the floating gate
• Sense the current level rather than the presence of current
• Store 2 or more bits in a single cell
• DiskOnChip
• High storage capacity
• Built-in file system
• Built-in execute-in-place
Carc 07.02
alessandro.bogliolo@uniurb.it
DiskOnChip vs NOR vs NAND
http://www.m-sys.com/site/en-US/Corporate/Technology/NANDandNOR_Flash_Technologies.htm
DiskOnChip NOR NAND
Capacity 8MB-1024MB 1MB-32MB 16MB-512MB
XIP (code execution) XIP boot block Yes None
Fast erase (3 msec) VERY SLOW erase (5 sec) Fast erase (3 msec)
Fast write Slow write Fast write
Fast read Fast read Fast read
Extremely high: Standard: Low:
Built-in EDC/ECC solves bit-flipping. Bit-flipping issues reported Requires 1-4 bit EDC/ECC due to
bit-flipping issue.
Bad block managed by TrueFFS. Less than 10% the life span of NAND. Requires bad-block management.
Erase Cycles 100,000 - 1,000,000 10,000 - 100,000 100,000 - 1,000,000
Interface SRAM/NOR-like Full memory interface I/O only
Access Method RND on code area, SEQ on data
area.
Random Sequential
Ideal Usage Both data and code storage in any
application that requires a file system.
Code storage - limited capacity due to
price in high capacity. May save limited
data as well.
Data storage only - due to
complicated flash management.
Code will usually not be stored in
raw NAND flash.
Examples Smartphones Simple home appliances PC Cards
PDAs Embedded designs Compact Flash
Point-Of-Sale Workstations Low-end set top boxes Secure Digital
SCB/IPC Low-end mobile handsets MP3 players
Digital Gateways PC BIOS chips Digital Cameras
Telecom Equipment
Set-Top Boxes
Thin Clients
Price Low High Low
Reliability
Performance
Carc 07.02
alessandro.bogliolo@uniurb.it
Flash vs HDD
• No random-access rewrite
• Require complex built-in interfaces
• Higher cost
• NAND flashes have the lowest cost per bit
• Limited number of erase-write cycles
• Read-most memories
• Much lower power consumption

More Related Content

PDF
CArcMOOC 07.03a - Memory hierarchy - Caching
PDF
CArcMOOC 07.01 - Memory devices
PDF
Sram memory design
PPTX
Address mapping
PPTX
PPTX
Memory mapping techniques and low power memory design
PPT
Lec13 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- SMP
PPT
cache memory management
CArcMOOC 07.03a - Memory hierarchy - Caching
CArcMOOC 07.01 - Memory devices
Sram memory design
Address mapping
Memory mapping techniques and low power memory design
Lec13 Computer Architecture by Hsien-Hsin Sean Lee Georgia Tech -- SMP
cache memory management

What's hot (20)

PPTX
Cache memory principles
PPTX
Cache memory
PPTX
Cache memory
PPTX
What is Cache and how it works
PPTX
Cache memory
PPT
04 Cache Memory
PPTX
Organisation of cache memory
PPTX
Cache memoy designed by Mohd Tariq
PPTX
SRAM DRAM
PPTX
Cache Memory
PPT
Computer Architecture - Hardware - Lesson 5 - Memory - Eric Vanderburg
PPT
Lecture2
PPTX
Cachememory
PPTX
Cache management
PPT
Cache memory by Foysal
PPTX
Track e low voltage sram - adam teman bgu
PDF
Data recovery glossary u
PPT
cache memory
Cache memory principles
Cache memory
Cache memory
What is Cache and how it works
Cache memory
04 Cache Memory
Organisation of cache memory
Cache memoy designed by Mohd Tariq
SRAM DRAM
Cache Memory
Computer Architecture - Hardware - Lesson 5 - Memory - Eric Vanderburg
Lecture2
Cachememory
Cache management
Cache memory by Foysal
Track e low voltage sram - adam teman bgu
Data recovery glossary u
cache memory
Ad

Similar to CArcMOOC 07.02 - Non-volatile memory devices (20)

PPT
DF_Captronics06
PPTX
Lecture_9_EPROM_Flash univeristy lecture fall 2022
PPT
Memoryhierarchy
PPT
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
PPTX
Nand flash memory
PDF
Lecture13.pdf UNIT 4 In digital logic Circuits
PPTX
Semiconductor memories
PPT
Digital Integrated Circuit A Design Perspective
PPTX
Phase Change memory
PPTX
PPTX
SDC20 ScaleFlux.pptx
PDF
NAND-Flash-Data-Recovery-Cookbook-igor.pdf
PPTX
High-performance 32G Fibre Channel Module on MDS 9700 Directors:
PDF
Digital Electronics – Unit V.pdf
PPTX
Java on arm theory, applications, and workloads [dev5048]
PDF
Aewin network security appliance network management platform_scb3230
PDF
BlackHat 2009 - Hacking Zigbee Chips (slides)
PPTX
Storage and performance, Whiptail
PPTX
Interfacing memory with 8086 microprocessor
PPT
Memory types and logic families
DF_Captronics06
Lecture_9_EPROM_Flash univeristy lecture fall 2022
Memoryhierarchy
Lec17 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Me...
Nand flash memory
Lecture13.pdf UNIT 4 In digital logic Circuits
Semiconductor memories
Digital Integrated Circuit A Design Perspective
Phase Change memory
SDC20 ScaleFlux.pptx
NAND-Flash-Data-Recovery-Cookbook-igor.pdf
High-performance 32G Fibre Channel Module on MDS 9700 Directors:
Digital Electronics – Unit V.pdf
Java on arm theory, applications, and workloads [dev5048]
Aewin network security appliance network management platform_scb3230
BlackHat 2009 - Hacking Zigbee Chips (slides)
Storage and performance, Whiptail
Interfacing memory with 8086 microprocessor
Memory types and logic families
Ad

More from Alessandro Bogliolo (20)

PDF
AIXMOOC 2.6 - Come funzionano i Large Language Models
PDF
AIXMOOC 6.1 - Non sono un robot (Dom Holdaway)
PDF
AIXMOOC 5.3 - L'essere umano di fronte all'I.A. (Cristiano Maria Bellei)
PDF
AIXMOOC 4.3 - Geopolitica dell'intelligenza artificiale (Alessandro Aresu)
PDF
AIXMOOC 3.3 - Linguaggio e capacità cognitive (Gabriella Bottini)
PDF
AIXMOOC 3.2 - Linguaggio e memoria (Manuela Berlingeri)
PDF
AIXMOOC 4.2 - IA e informazione (Fabio Giglietto)
PDF
AIXMOOC 2.5 - CPU e GPU per Machine Learning (Luca Benini)
PDF
AIXMOOC 5.2 - IA generativa e creatività
PDF
AIXMOOC 3.1 - L'acquisizione del linguaggio (Mirta Vernice)
PPTX
AIXMOOC 4.1 - Comunicare con l'IA (Giovanni Boccia Artieri)
PDF
AIXMOOC 2.4 - Intelligenza artificiale generativa (Mirco Musolesi)
PDF
AIXMOOC 2.3 - Modelli di reti neurali con esperimenti di addestramento
PDF
AIXMOOC 2.2 - Reti neurali e machine learning (Valerio Freschi)
PDF
AIXMOOC 2.1 - Il modello del neurone (Stefano Sartini)
PDF
AIXMOOC 1.4 - Macchine Calcolatrici e Intelligenza, di A. Turing
PDF
AIXMOOC 5.1 - EU AI Act - Il regolamento europeo (Lucilla Sioli)
PPTX
AIXMOOC 1.2 - Quando le macchine impararono a parlare
PDF
AIXMOOC 1.1 - L'esplosione dell'Intelligenza Artificiale - Introduzione
PDF
BIBMOOC 05.03 - Codici in biblioteca
AIXMOOC 2.6 - Come funzionano i Large Language Models
AIXMOOC 6.1 - Non sono un robot (Dom Holdaway)
AIXMOOC 5.3 - L'essere umano di fronte all'I.A. (Cristiano Maria Bellei)
AIXMOOC 4.3 - Geopolitica dell'intelligenza artificiale (Alessandro Aresu)
AIXMOOC 3.3 - Linguaggio e capacità cognitive (Gabriella Bottini)
AIXMOOC 3.2 - Linguaggio e memoria (Manuela Berlingeri)
AIXMOOC 4.2 - IA e informazione (Fabio Giglietto)
AIXMOOC 2.5 - CPU e GPU per Machine Learning (Luca Benini)
AIXMOOC 5.2 - IA generativa e creatività
AIXMOOC 3.1 - L'acquisizione del linguaggio (Mirta Vernice)
AIXMOOC 4.1 - Comunicare con l'IA (Giovanni Boccia Artieri)
AIXMOOC 2.4 - Intelligenza artificiale generativa (Mirco Musolesi)
AIXMOOC 2.3 - Modelli di reti neurali con esperimenti di addestramento
AIXMOOC 2.2 - Reti neurali e machine learning (Valerio Freschi)
AIXMOOC 2.1 - Il modello del neurone (Stefano Sartini)
AIXMOOC 1.4 - Macchine Calcolatrici e Intelligenza, di A. Turing
AIXMOOC 5.1 - EU AI Act - Il regolamento europeo (Lucilla Sioli)
AIXMOOC 1.2 - Quando le macchine impararono a parlare
AIXMOOC 1.1 - L'esplosione dell'Intelligenza Artificiale - Introduzione
BIBMOOC 05.03 - Codici in biblioteca

Recently uploaded (20)

PDF
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
PPTX
Module on health assessment of CHN. pptx
PDF
advance database management system book.pdf
PDF
HVAC Specification 2024 according to central public works department
PPTX
Education and Perspectives of Education.pptx
PPTX
Core Concepts of Personalized Learning and Virtual Learning Environments
PPTX
Unit 4 Computer Architecture Multicore Processor.pptx
PDF
FORM 1 BIOLOGY MIND MAPS and their schemes
PDF
Uderstanding digital marketing and marketing stratergie for engaging the digi...
PPTX
B.Sc. DS Unit 2 Software Engineering.pptx
PDF
Race Reva University – Shaping Future Leaders in Artificial Intelligence
PPTX
Share_Module_2_Power_conflict_and_negotiation.pptx
PDF
Hazard Identification & Risk Assessment .pdf
PDF
CISA (Certified Information Systems Auditor) Domain-Wise Summary.pdf
PDF
What if we spent less time fighting change, and more time building what’s rig...
PDF
Paper A Mock Exam 9_ Attempt review.pdf.
PDF
Journal of Dental Science - UDMY (2021).pdf
PDF
Skin Care and Cosmetic Ingredients Dictionary ( PDFDrive ).pdf
PDF
English Textual Question & Ans (12th Class).pdf
PDF
International_Financial_Reporting_Standa.pdf
Vision Prelims GS PYQ Analysis 2011-2022 www.upscpdf.com.pdf
Module on health assessment of CHN. pptx
advance database management system book.pdf
HVAC Specification 2024 according to central public works department
Education and Perspectives of Education.pptx
Core Concepts of Personalized Learning and Virtual Learning Environments
Unit 4 Computer Architecture Multicore Processor.pptx
FORM 1 BIOLOGY MIND MAPS and their schemes
Uderstanding digital marketing and marketing stratergie for engaging the digi...
B.Sc. DS Unit 2 Software Engineering.pptx
Race Reva University – Shaping Future Leaders in Artificial Intelligence
Share_Module_2_Power_conflict_and_negotiation.pptx
Hazard Identification & Risk Assessment .pdf
CISA (Certified Information Systems Auditor) Domain-Wise Summary.pdf
What if we spent less time fighting change, and more time building what’s rig...
Paper A Mock Exam 9_ Attempt review.pdf.
Journal of Dental Science - UDMY (2021).pdf
Skin Care and Cosmetic Ingredients Dictionary ( PDFDrive ).pdf
English Textual Question & Ans (12th Class).pdf
International_Financial_Reporting_Standa.pdf

CArcMOOC 07.02 - Non-volatile memory devices

  • 1. Carc 07.02 alessandro.bogliolo@uniurb.it 07. Memory 07.02. Non-Volatile Memory Chips • NAND and NOR memories • Floating gate transistors • FLASH memories Computer Architecture alessandro.bogliolo@uniurb.it
  • 2. Carc 07.02 alessandro.bogliolo@uniurb.it NOR-based ROM GND/source WL0 WL1 WL2 WL3 BL0 BL1 BL2 BL3 charge WL0 WL1 WL2 WL3 BL0 BL1 BL2 BL3 1 0 1 1 0 1 1 0 1 0 1 0 1 1 1 1
  • 3. Carc 07.02 alessandro.bogliolo@uniurb.it NAND-based ROM WL0 WL1 WL2 WL3 BL0 BL1 BL2 BL3 charge WL0 WL1 WL2 WL3 BL0 BL1 BL2 BL3 0 1 0 0 1 0 0 1 0 1 0 1 0 0 0 0
  • 4. Carc 07.02 alessandro.bogliolo@uniurb.it Floating gate transistor Control gate Floating gate n+ source n+ drain p-substrate bulk - - Erasure (Fowler-Nordheim tunneling) Programming (hot-electron injection) - Programming (F-N tunneling)
  • 5. Carc 07.02 alessandro.bogliolo@uniurb.it Floating gate transistor (programming/writing) VGS FG FG T C Q V   Without charge in the FG With negative charge in the FG 1 0 1 0 Works like a transistor Works like an open line With positive charge in the FG 1 0 Works like a short circuit
  • 6. Carc 07.02 alessandro.bogliolo@uniurb.it NOR-based flash memories • Read • Random access, like a ROM • Erase • F-N tunneling • Write (programming) • Hot-electron injection • Interface • Common flash interface • Applications • Execute in place
  • 7. Carc 07.02 alessandro.bogliolo@uniurb.it NAND-based flash memories • Read • Sequential • Erase • F-N tunneling (release) • Write (programming) • F-N tunneling (injection) • Interface • Like a block device • MMU required to support execute-in-place • Applications • File system
  • 8. Carc 07.02 alessandro.bogliolo@uniurb.it Multi-level flash cells • Multi-level cell • Control the amount of charge in the floating gate • Sense the current level rather than the presence of current • Store 2 or more bits in a single cell • DiskOnChip • High storage capacity • Built-in file system • Built-in execute-in-place
  • 9. Carc 07.02 alessandro.bogliolo@uniurb.it DiskOnChip vs NOR vs NAND http://www.m-sys.com/site/en-US/Corporate/Technology/NANDandNOR_Flash_Technologies.htm DiskOnChip NOR NAND Capacity 8MB-1024MB 1MB-32MB 16MB-512MB XIP (code execution) XIP boot block Yes None Fast erase (3 msec) VERY SLOW erase (5 sec) Fast erase (3 msec) Fast write Slow write Fast write Fast read Fast read Fast read Extremely high: Standard: Low: Built-in EDC/ECC solves bit-flipping. Bit-flipping issues reported Requires 1-4 bit EDC/ECC due to bit-flipping issue. Bad block managed by TrueFFS. Less than 10% the life span of NAND. Requires bad-block management. Erase Cycles 100,000 - 1,000,000 10,000 - 100,000 100,000 - 1,000,000 Interface SRAM/NOR-like Full memory interface I/O only Access Method RND on code area, SEQ on data area. Random Sequential Ideal Usage Both data and code storage in any application that requires a file system. Code storage - limited capacity due to price in high capacity. May save limited data as well. Data storage only - due to complicated flash management. Code will usually not be stored in raw NAND flash. Examples Smartphones Simple home appliances PC Cards PDAs Embedded designs Compact Flash Point-Of-Sale Workstations Low-end set top boxes Secure Digital SCB/IPC Low-end mobile handsets MP3 players Digital Gateways PC BIOS chips Digital Cameras Telecom Equipment Set-Top Boxes Thin Clients Price Low High Low Reliability Performance
  • 10. Carc 07.02 alessandro.bogliolo@uniurb.it Flash vs HDD • No random-access rewrite • Require complex built-in interfaces • Higher cost • NAND flashes have the lowest cost per bit • Limited number of erase-write cycles • Read-most memories • Much lower power consumption