Coal 10 instruction cycle and interrupts in Assembly Programming
0 likes2,712 views
This document discusses various aspects of computer organization and assembly language. It covers the central processing unit including the register set, arithmetic logic unit, control unit, and data path. It also describes different instruction cycle models and bus organizations such as one-bus, two-bus, and three-bus. Interrupts and how they allow other modules to interrupt normal program processing are explained. The control unit and how it manages computer resources through control and timing signals is covered. Microprogrammed and hardwired control unit designs are compared.
![INSTRUCTION CYCLE EXAMPLES
• MOV AL,5
• ADD AL,[003]
8](https://image.slidesharecdn.com/coal-10instructioncycleandinterrupts-140729101225-phpapp01/85/Coal-10-instruction-cycle-and-interrupts-in-Assembly-Programming-8-320.jpg)
Coal 10 instruction cycle and interrupts in Assembly Programming
- 1. COMPUTER ORGANIZATION & ASSEMBLY LANGUAGE LECTURE # 10 BY MUHAMMAD JAFER 1
- 2. CENTERAL PROCESSING UNIT • Register Set • Athematic Logic Unit • Control Unit • Data path 2
- 3. INSTRUCTION CYCLE • Instruction Register 3
- 4. DATA PATH • Capable of performing certain operation on data • Athematic Logic Unit • External Busses & Internal Busses • Both can have different design 4
- 5. ONE-BUS ORGANIZATION • Single Bus • One instruction fetching per CPU cycle • Simple & Cheapest • Slow 5
- 6. TWO-BUS ORGANIZATION • two Bus • Two instruction fetching per CPU cycle • In-bus & Out-bus design 6
- 7. THREE-BUS ORGANIZATION • Three Bus • Two In-bus & one Out-bus design • More busses will have data transfer faster • More complex hardware design • Expensive 7
- 8. INSTRUCTION CYCLE EXAMPLES • MOV AL,5 • ADD AL,[003] 8
- 10. INTERRUPTS • Mechanism by which other modules (e.g. I/O) may interrupt normal sequence of processing • Program • e.g. overflow, division by zero • Timer • Generated by internal processor timer • Used in pre-emptive multi-tasking • I/O • from I/O controller • Hardware failure • e.g. memory parity error 10
- 11. IF INTERRUPTS •Suspend execution of current program •Save context •Set PC to start address of interrupt handler routine •Process interrupt •Restore context and continue interrupted program 11
- 12. IF INTERRUPTS 12
- 13. IF INTERRUPTS •Suspend execution of current program •Save context •Set PC to start address of interrupt handler routine •Process interrupt •Restore context and continue interrupted program 13
- 14. PROGRAM TIMING SHORT I/O WAIT 14
- 15. PROGRAM TIMING LONG I/O WAIT 15
- 16. CONTROL UNIT • Part of CPU • Management of Computer Resources • Control and Timing Signals • Directs Flow of Data • CU Types • Mircoprogrammed • Hardwire 16
- 17. MICROPROGRAMMED • Memory Units storing Control Signals • Inaccessible Memory Units in RAM or ROM • Control Word is microinstruction • Microinstruction = 1/More Microoperations • Sequence of microinstructions are microprograms 17
- 18. HARDWIRED • Fixed Logical Instructions • Far more faster • Not cheaper & Complex 18
- 19. CHAPTER REVIEW • Fundamentals of Computer Organization and Architecture by Mostafa Abd-Al-Barr & Hesham AlRewini • Chapter # 5 • CPU Basics • Register Set • Datapath • CPU Instruction Cycle • Control Unit 19