SlideShare a Scribd company logo
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 2
Session 21: Focus
 Applications using D Flip-flop
◦ Frequency Divider
◦ 4-bit Asynchronous Up counter
◦ 4-bit Asynchronous Down counter
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com
Applications using D-Flip-flops
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 4
Quiz 1: What does this circuit do?
4-bit
Data
storage
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 5
Quiz 2: What does this do?
fout = fin /2
Note: 74LS74 is a Dual D-type Positive Edge Triggered
fin
fin / 2 = fout
Positive Edge Triggered
D Flip-flop
Initially Q (fout) is Zero
fout
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 6
Example 1: 4-bit Asynchronous Up Counter
 It counts the clock pulses from
0000 to 1111
 Q’ of previous stage is fed as
clock to the next stage flip-flop
 Since the transitions of flip-flops
are not happening based on the
same clock pulse, this is an
asynchronous counter
All are +ve edge triggered D flip-flops
Initially all D Flip-flops are cleared
Q3Q2Q1Q0 = 0000
CLK is clock input
CLK
Q0
Q1
Q2
Q3
FF0 FF1 FF2 FF3
CLK
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 7
Example 2: 4-bit Asynchronous Down Counter
 Initially all D Flip-
flops are set to 1111
 It down counts the
clock pulses from 1111
to 0000
CLK
CLK
Q0
Q1
Q2
Q3
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 8
Session 21: Summary
 Applications using D Flip-flop
◦ Frequency Divider
◦ 4-bit Asynchronous Up counter
◦ 4-bit Asynchronous Down counter
Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 9
References
Ref 1 Ref 2

More Related Content

What's hot (20)

PDF
sequential circuit that encodes a hexadecimal 16-key keypad output to 4 – bit...
PDF
Summary Progress Of Facade Works
PDF
Summary Progress Of Concrete Works
PDF
13 use curves
PPT
G & m code
PPTX
Keypad scanner using Verilog code in VLSI Systems
sequential circuit that encodes a hexadecimal 16-key keypad output to 4 – bit...
Summary Progress Of Facade Works
Summary Progress Of Concrete Works
13 use curves
G & m code
Keypad scanner using Verilog code in VLSI Systems
Ad

Similar to Digital Design Session 21 (20)

PPTX
IS 151 Lecture 11
PPT
chap7 counters and registers digital logic.ppt
PDF
Digital Counter Design
PPTX
co-unit4.pptx mca computer organizaiton ist sem
PPT
Sequntial logic design
PDF
FYBSC IT Digital Electronics Unit V Chapter I Counters
PDF
DigitalLogic_Counters.pdfDigitalLogic_Counters.pdfDigitalLogic_Counters.pdfDi...
PPTX
5.8 Integrated circuits
PPTX
Up counters,down and registers ppt.pptx
PPTX
Slideshare 2 MR GURULAKSHMI
PPTX
Synchronous Sequential Logic Unit 4
PDF
Traffic Light.pdf
PPTX
Digital Fundamental Material for the student
PPT
8.flip flops and registers
PDF
Ade(unit 4) Counters
PDF
DD lectures_17-09 to 24-09BITS2024-2025(1).pdf
PPT
Registers and Counters.ppt
PPTX
2105_5_Flip-Flopsssssssssssssssssssss.pptx
PPT
Counters r012
IS 151 Lecture 11
chap7 counters and registers digital logic.ppt
Digital Counter Design
co-unit4.pptx mca computer organizaiton ist sem
Sequntial logic design
FYBSC IT Digital Electronics Unit V Chapter I Counters
DigitalLogic_Counters.pdfDigitalLogic_Counters.pdfDigitalLogic_Counters.pdfDi...
5.8 Integrated circuits
Up counters,down and registers ppt.pptx
Slideshare 2 MR GURULAKSHMI
Synchronous Sequential Logic Unit 4
Traffic Light.pdf
Digital Fundamental Material for the student
8.flip flops and registers
Ade(unit 4) Counters
DD lectures_17-09 to 24-09BITS2024-2025(1).pdf
Registers and Counters.ppt
2105_5_Flip-Flopsssssssssssssssssssss.pptx
Counters r012
Ad

Recently uploaded (20)

PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
DOCX
573137875-Attendance-Management-System-original
PDF
737-MAX_SRG.pdf student reference guides
PPTX
CH1 Production IntroductoryConcepts.pptx
PPT
Project quality management in manufacturing
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PDF
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
PDF
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
PDF
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PPTX
bas. eng. economics group 4 presentation 1.pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PPTX
Safety Seminar civil to be ensured for safe working.
PPTX
web development for engineering and engineering
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
573137875-Attendance-Management-System-original
737-MAX_SRG.pdf student reference guides
CH1 Production IntroductoryConcepts.pptx
Project quality management in manufacturing
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
Model Code of Practice - Construction Work - 21102022 .pdf
BIO-INSPIRED HORMONAL MODULATION AND ADAPTIVE ORCHESTRATION IN S-AI-GPT
PREDICTION OF DIABETES FROM ELECTRONIC HEALTH RECORDS
Human-AI Collaboration: Balancing Agentic AI and Autonomy in Hybrid Systems
CYBER-CRIMES AND SECURITY A guide to understanding
Embodied AI: Ushering in the Next Era of Intelligent Systems
bas. eng. economics group 4 presentation 1.pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
Safety Seminar civil to be ensured for safe working.
web development for engineering and engineering
Fundamentals of safety and accident prevention -final (1).pptx
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...

Digital Design Session 21

  • 1. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com
  • 2. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 2 Session 21: Focus  Applications using D Flip-flop ◦ Frequency Divider ◦ 4-bit Asynchronous Up counter ◦ 4-bit Asynchronous Down counter
  • 3. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com Applications using D-Flip-flops
  • 4. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 4 Quiz 1: What does this circuit do? 4-bit Data storage
  • 5. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 5 Quiz 2: What does this do? fout = fin /2 Note: 74LS74 is a Dual D-type Positive Edge Triggered fin fin / 2 = fout Positive Edge Triggered D Flip-flop Initially Q (fout) is Zero fout
  • 6. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 6 Example 1: 4-bit Asynchronous Up Counter  It counts the clock pulses from 0000 to 1111  Q’ of previous stage is fed as clock to the next stage flip-flop  Since the transitions of flip-flops are not happening based on the same clock pulse, this is an asynchronous counter All are +ve edge triggered D flip-flops Initially all D Flip-flops are cleared Q3Q2Q1Q0 = 0000 CLK is clock input CLK Q0 Q1 Q2 Q3 FF0 FF1 FF2 FF3 CLK
  • 7. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 7 Example 2: 4-bit Asynchronous Down Counter  Initially all D Flip- flops are set to 1111  It down counts the clock pulses from 1111 to 0000 CLK CLK Q0 Q1 Q2 Q3
  • 8. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 8 Session 21: Summary  Applications using D Flip-flop ◦ Frequency Divider ◦ 4-bit Asynchronous Up counter ◦ 4-bit Asynchronous Down counter
  • 9. Digital Design – © 2020 Mouli Sankaran Email: mouli.sankaran@yahoo.com 9 References Ref 1 Ref 2