SlideShare a Scribd company logo
X Y Z C S
0 0 0 0 0
0 0 1 0 1
0 1 0 0 1
0 1 1 1 0
1 0 0 0 1
1 0 1 1 0
1 1 0 1 0
1 1 1 1 1
Designing Binary Adders with decoders
C(X,Y,Z) = Σ m(3,5,6,7) S(X,Y,Z) = S
m(1,2,4,7);
•Example: design a full binary adder using
one decoder.
S(X,Y,Z) = Σ m(1,2,4,7);
C(X,Y,Z) = Σ m(3,5,6,7)
Chapter 2 Encoder
Dr. Bernard Chen Ph.D.
University of Central Arkansas
Spring 2009
Encoders
 Perform the inverse operation of a
decoder
 2n
(or less) input lines and n output
lines
Encoders
Encoders with OR gates
Encoders
 Perform the inverse operation of a decoder
2n
(or less) input lines and n output lines
 Can be implemented with 3 OR gates
A0 = D1 + D3 + D5 + D7;
A1 = D2 + D3 + D6 + D7;
A2 = D4 + D5 + D6 + D7;
If more than 2 inputs are active we
need to use
priority encoder (priority for inputs)
Encoders
 Accepts multiple values and encodes them

Works when more than one input is active
 Consists of:

Inputs (2n
)

Outputs
 when more than one output is active, sets
output to correspond to highest input
 V (indicates whether any of the inputs are
active)

Selectors / Enable (active high or active low)
Priority Encoder
D3 D2 D1 D0 A1 A2 V
0 0 0 0 x X 0
0 0 0 1 0 0 1
0 0 1 0 0 1 1
0 0 1 1 0 1 1
0 1 0 0 1 0 1
0 1 0 1 1 0 1
0 1 1 0 1 0 1
0 1 1 1 1 0 1
1 0 0 0 1 1 1
1 0 0 1 1 1 1
1 0 1 0 1 1 1
1 0 1 1 1 1 1
1 1 0 0 1 1 1
1 1 0 1 1 1 1
1 1 1 0 1 1 1
1 1 1 1 1 1 1
Priority Encoder
Priority Encoder

More Related Content

PPT
Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...
PPTX
Basic electronics
PPTX
Mux decod pld2_vs2
PPTX
3. multiplexer
PPT
Lec13 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Sh...
PPT
Ceng232 Decoder Multiplexer Adder
PPT
Decoder for digital electronics
DOC
Logic Gates O level Past Papers questions
Lec11 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- De...
Basic electronics
Mux decod pld2_vs2
3. multiplexer
Lec13 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Sh...
Ceng232 Decoder Multiplexer Adder
Decoder for digital electronics
Logic Gates O level Past Papers questions

What's hot (20)

PPTX
Decoder
PDF
Decoders
PPT
08 decoder
PPT
07Decoders121
PPT
04 comb ex
PDF
Encoder & Decoder
PDF
Combinational logic 1
PPT
Unit 4 dica
PDF
Combinational logic 2
PDF
Sequential Circuit
PPT
Bolum1cozumler
PPT
Digital Logic & Design
PPT
Digital 1 8
PPTX
multiplexer and d-multiplexer
PPT
Ch1 2
PPT
encoder and decoder in digital electronics
PPT
Lec12 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Ad...
PPTX
Unit-1 Digital Design and Binary Numbers:
PPT
Lec2 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Num...
Decoder
Decoders
08 decoder
07Decoders121
04 comb ex
Encoder & Decoder
Combinational logic 1
Unit 4 dica
Combinational logic 2
Sequential Circuit
Bolum1cozumler
Digital Logic & Design
Digital 1 8
multiplexer and d-multiplexer
Ch1 2
encoder and decoder in digital electronics
Lec12 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Ad...
Unit-1 Digital Design and Binary Numbers:
Lec2 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Num...
Ad

Similar to Lec5 encoder (20)

PPTX
Digital Logic Design Lectures on Flip-flops and latches and counters
PPT
Combinational circuits
PPTX
Digital Logic Design Lecture on Counters and
PPT
Combinational circuits
PDF
Chapter 06 Combinational Logic Functions
PPT
04_Chapter 4768 - Modular Comb logic.ppt
PPTX
Digital VLSI - Unit 2.pptx
PPTX
Presentation1DigitalTechniquesMSBTEImportantnotes
PDF
EEE122CombinationalLogicdsddChapter4.pdf
PPT
Decodder presentation by ibrar
PPTX
Combinational Circuits encoders and decoders
PPTX
Logic Design - Chapter 5: Part1 Combinattional Logic
PPTX
encoder
PPTX
ATT SMK.pptx
PPT
217456070-Chapter-3_eletrical engineering
PPTX
unit 5 (1).pptx
PPT
dld.ppt
PDF
Chapter-04.pdf
PPTX
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
PDF
Verilog lab manual (ECAD and VLSI Lab)
Digital Logic Design Lectures on Flip-flops and latches and counters
Combinational circuits
Digital Logic Design Lecture on Counters and
Combinational circuits
Chapter 06 Combinational Logic Functions
04_Chapter 4768 - Modular Comb logic.ppt
Digital VLSI - Unit 2.pptx
Presentation1DigitalTechniquesMSBTEImportantnotes
EEE122CombinationalLogicdsddChapter4.pdf
Decodder presentation by ibrar
Combinational Circuits encoders and decoders
Logic Design - Chapter 5: Part1 Combinattional Logic
encoder
ATT SMK.pptx
217456070-Chapter-3_eletrical engineering
unit 5 (1).pptx
dld.ppt
Chapter-04.pdf
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
Verilog lab manual (ECAD and VLSI Lab)
Ad

Recently uploaded (20)

PDF
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPT
Mechanical Engineering MATERIALS Selection
PDF
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
UNIT 4 Total Quality Management .pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PDF
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PDF
Automation-in-Manufacturing-Chapter-Introduction.pdf
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PPTX
CH1 Production IntroductoryConcepts.pptx
PPTX
Sustainable Sites - Green Building Construction
PDF
PPT on Performance Review to get promotions
PPTX
Current and future trends in Computer Vision.pptx
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
R24 SURVEYING LAB MANUAL for civil enggi
Mechanical Engineering MATERIALS Selection
July 2025 - Top 10 Read Articles in International Journal of Software Enginee...
Internet of Things (IOT) - A guide to understanding
UNIT 4 Total Quality Management .pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
Unit I ESSENTIAL OF DIGITAL MARKETING.pdf
Operating System & Kernel Study Guide-1 - converted.pdf
CYBER-CRIMES AND SECURITY A guide to understanding
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Automation-in-Manufacturing-Chapter-Introduction.pdf
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
Model Code of Practice - Construction Work - 21102022 .pdf
CH1 Production IntroductoryConcepts.pptx
Sustainable Sites - Green Building Construction
PPT on Performance Review to get promotions
Current and future trends in Computer Vision.pptx
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx

Lec5 encoder

  • 1. X Y Z C S 0 0 0 0 0 0 0 1 0 1 0 1 0 0 1 0 1 1 1 0 1 0 0 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 1 1 Designing Binary Adders with decoders C(X,Y,Z) = Σ m(3,5,6,7) S(X,Y,Z) = S m(1,2,4,7);
  • 2. •Example: design a full binary adder using one decoder. S(X,Y,Z) = Σ m(1,2,4,7); C(X,Y,Z) = Σ m(3,5,6,7)
  • 3. Chapter 2 Encoder Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009
  • 4. Encoders  Perform the inverse operation of a decoder  2n (or less) input lines and n output lines
  • 7. Encoders  Perform the inverse operation of a decoder 2n (or less) input lines and n output lines
  • 8.  Can be implemented with 3 OR gates A0 = D1 + D3 + D5 + D7; A1 = D2 + D3 + D6 + D7; A2 = D4 + D5 + D6 + D7; If more than 2 inputs are active we need to use priority encoder (priority for inputs) Encoders
  • 9.  Accepts multiple values and encodes them  Works when more than one input is active  Consists of:  Inputs (2n )  Outputs  when more than one output is active, sets output to correspond to highest input  V (indicates whether any of the inputs are active)  Selectors / Enable (active high or active low) Priority Encoder
  • 10. D3 D2 D1 D0 A1 A2 V 0 0 0 0 x X 0 0 0 0 1 0 0 1 0 0 1 0 0 1 1 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 1 0 1 1 0 1 0 1 1 0 1 0 1 0 1 1 1 1 0 1 1 0 0 0 1 1 1 1 0 0 1 1 1 1 1 0 1 0 1 1 1 1 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1