SlideShare a Scribd company logo
2
Most read
3
Most read
10
Most read
MICROPROCESSORS
PROTECTED MODE MEMORY
ADDRESSING
PRESENTED TO: PRESENTED BY:
MRS. SHWETA DHEERAJ KATARIA
PROTECTED MODE
MEMORY ADDRESSING
 Allows access to data and programs located within & above
the first 1M byte of memory.
 Protected mode is where Windows operates.
 Offset address can be 32-bit number.
 Allows microprocessor to access data within 4G bytes in
length.
SELECTORS AND DESCRIPTORS
 In place of a segment address, the segment register contains a
selector that selects a descriptor from a descriptor table.
 The descriptor is located in the segment register & describes the
location, length, and access rights of the segment of memory.
 it selects one of 8192 descriptors from one of two tables of descriptors
 In protected mode, this segment number can address any memory
location in the system
for the code segment.
 Indirectly, the register still selects a memory segment, but not
directly as in real mode.
 Global descriptors contain segment definitions that apply to
all programs.
 a global descriptor might be called a system descriptor
 Local descriptors are usually unique to an application.
 local descriptor is known as application descriptor
 Format of a descriptor for the 80286 through the Core2.
 each descriptor is 8 bytes in length
 global and local descriptor tables are a
maximum of 64K bytes in length
DESCRIPTOR TYPES
The 80286 through Core2 64-bit descriptors
 The base address of the descriptor indicates the starting
location of the memory segment.
 the paragraph boundary limitation is removed in protected mode
 segments may begin at any address
 The G, or granularity bit allows a segment length of 4K to 4G
bytes in steps of 4K bytes.
 32-bit offset address allows segment lengths of 4G bytes
 16-bit offset address allows segment lengths of 64K bytes.
 Operating systems operate in a 16- or 32-bit environment.
 DOS uses a 16-bit environment.
 Most Windows applications use a 32-bit environment called
WIN32.
 MSDOS/PCDOS & Windows 3.1 operating systems require
16-bit instruction mode.
 Instruction mode is accessible only in a protected mode
system such as Windows Vista.
OPERATING SYSTEM
 The access rights byte controls access to the protected mode
segment.
 describes segment function in the system and allows complete
control over the segment
 if the segment is a data segment, the direction of growth is specified
 If the segment grows beyond its limit, the operating system
is interrupted, indicating
a general protection fault.
 You can specify whether a data segment
can be written or is write-protected.
ACCESS RIGHTS BYTE
The access rights byte for the 80286 through Core2
descriptor
 Descriptors are chosen from the descriptor table by the
segment register.
 register contains a 13-bit selector field, a table selector bit, and
requested privilege level field
 The TI bit selects either the global or the local descriptor
table.
 Requested Privilege Level (RPL) requests the access privilege
level of a memory segment.
 If privilege levels are violated, system normally indicates an
application or privilege level violation
DESCRIPTOR TABLE
The contents of a segment register during protected mode operation
of the 80286 through Core2 microprocessors
 Segment register, containing a selector, chooses a
descriptor from the global descriptor table.
 The entry in the global descriptor table selects a segment in
the memory system.
 Descriptor zero is called the null descriptor, must contain all
zeros, and may not be used for accessing memory.
Using the DS register to select a description from the global
descriptor table. In this example, the DS register accesses memory
locations 00100000H–001000FFH as a data segment
PROGRAM-INVISIBLE REGISTERS
 Global and local descriptor tables are found
in the memory system.
 To access & specify the table addresses, 80286–Core2
contain program-invisible registers.
 not directly addressed by software
 Each segment register contains a program-invisible portion
used in the protected mode.
 often called cache memory because cache is
any memory that stores information
The program-invisible register within the
80286–Core2 microprocessors
 When a new segment number is placed in a segment
register, the microprocessor accesses a descriptor table and
loads the descriptor into the program-invisible portion of
the segment register.
 held there and used to access the memory segment until the
segment number is changed
 This allows the microprocessor to repeatedly access a
memory segment without referring to the descriptor table.
 hence the term cache
 The GDTR (global descriptor table register) and IDTR
(interrupt descriptor table register) contain the base address
of the descriptor table and its limit.
 when protected mode operation desired, address of the global
descriptor table and its limit are loaded into the GDTR
 The location of the local descriptor table is selected from
the global descriptor table.
 one of the global descriptors is set up to
address the local descriptor table
DESCRIPTOR TABLE REGISTERS
 To access the local descriptor table, the LDTR (local
descriptor table register) is loaded with a selector.
 selector accesses global descriptor table, & loads local descriptor
table address, limit, & access rights into the cache portion of the
LDTR
 The TR (task register) holds a selector, which accesses a
descriptor that defines a task.
 a task is most often a procedure or application
 Allows multitasking systems to switch tasks
to another in a simple and orderly fashion.
Microprocessor Protected Mode Memory addressing By DHEERAJ KATARIA

More Related Content

PPTX
8257 DMA Controller
PPS
Cache memory
PDF
Arm cm3 architecture_and_programmer_model
PPT
Microprocessor 80386
PPTX
80386 processor
PPT
80486 microprocessor
PPTX
Pentium processor
PDF
Addressing modes of 80386
8257 DMA Controller
Cache memory
Arm cm3 architecture_and_programmer_model
Microprocessor 80386
80386 processor
80486 microprocessor
Pentium processor
Addressing modes of 80386

What's hot (20)

PPTX
I/O system in intel 80386 microcomputer architecture
PPTX
3.programmable interrupt controller 8259
DOCX
Cache memory
PPTX
8237 dma controller
PPTX
INTEL 80386 MICROPROCESSOR
PDF
ARM architcture
PPTX
Assembly language programming
PPTX
Introduction to 80386
PPTX
Addressing modes of 8086
PPS
Interrupts
PPTX
PPTX
Assembly language
PPT
04 cache memory.ppt 1
PPTX
Protected mode memory addressing 8086
PPTX
Microprocessor 80286
PPTX
Computer registers
PPTX
Interrupts of microprocessor 8085
PPTX
Computer architecture data representation
PPTX
Memory segmentations
I/O system in intel 80386 microcomputer architecture
3.programmable interrupt controller 8259
Cache memory
8237 dma controller
INTEL 80386 MICROPROCESSOR
ARM architcture
Assembly language programming
Introduction to 80386
Addressing modes of 8086
Interrupts
Assembly language
04 cache memory.ppt 1
Protected mode memory addressing 8086
Microprocessor 80286
Computer registers
Interrupts of microprocessor 8085
Computer architecture data representation
Memory segmentations
Ad

Viewers also liked (20)

PPTX
Protection mode
PPT
The 80386 80486
PDF
Protection 80386
PPTX
Salient featurs of 80386
PPT
Memory mgmt 80386
PPT
sistem mikroprosessor 2
PPTX
Why the Address Translation Scheme Matters?
PDF
DAT Education
PDF
PPT
Privilege levels 80386
PPT
Address translation-mechanism-of-80386 by aniket bhute
PPT
80286 microprocessor
PDF
Introduction to 80386 microprocessor
PPT
Intel+80286
PPTX
80386 Architecture
PDF
Operating Systems - memory management
POT
Arrays and addressing modes
PDF
Memory segmentation-of-8086
PDF
Introduction To Translation Technologies
PPTX
Comparison of pentium processor with 80386 and 80486
Protection mode
The 80386 80486
Protection 80386
Salient featurs of 80386
Memory mgmt 80386
sistem mikroprosessor 2
Why the Address Translation Scheme Matters?
DAT Education
Privilege levels 80386
Address translation-mechanism-of-80386 by aniket bhute
80286 microprocessor
Introduction to 80386 microprocessor
Intel+80286
80386 Architecture
Operating Systems - memory management
Arrays and addressing modes
Memory segmentation-of-8086
Introduction To Translation Technologies
Comparison of pentium processor with 80386 and 80486
Ad

Similar to Microprocessor Protected Mode Memory addressing By DHEERAJ KATARIA (20)

PPT
Chapter2.3 4-mikroprocessor
PPTX
32- bit Microprocessor-Indtel 80386.pptx
PPTX
UNIT-3.pptx digital electronics system 34
PPT
Pentium protected mode.ppt
PDF
Microprocessor Unit-1( Introduction to 80386 Microprocessors)Second Year ppt
PPT
Architecture of 80386(www.munnuz.co.cc)
PPTX
Microprocessor Unit -1 SE computer-II.pptx
PPT
Architecture_of_80386_Micropro-An Introduction
PDF
PPTX
Unit-4 protection ppt of database m.pptx
PPTX
Internal microprocessor architecture
PPTX
Protected addressing mode and Paging
PDF
80386_AKRay.pdf study computer programme
PDF
PDF
Instruction for AVR32 proccessors atmel micro
PDF
PAI Unit 2 Protection in 80386 segmentation
PDF
Special of 80386 registers
PDF
80386 Basic Programming Model and Application
PDF
Introduction to 80386
PDF
Advanced microprocessor
Chapter2.3 4-mikroprocessor
32- bit Microprocessor-Indtel 80386.pptx
UNIT-3.pptx digital electronics system 34
Pentium protected mode.ppt
Microprocessor Unit-1( Introduction to 80386 Microprocessors)Second Year ppt
Architecture of 80386(www.munnuz.co.cc)
Microprocessor Unit -1 SE computer-II.pptx
Architecture_of_80386_Micropro-An Introduction
Unit-4 protection ppt of database m.pptx
Internal microprocessor architecture
Protected addressing mode and Paging
80386_AKRay.pdf study computer programme
Instruction for AVR32 proccessors atmel micro
PAI Unit 2 Protection in 80386 segmentation
Special of 80386 registers
80386 Basic Programming Model and Application
Introduction to 80386
Advanced microprocessor

More from Dheeraj Kataria (6)

PPTX
Information Security- Threats and Attacks presentation by DHEERAJ KATARIA
PPT
C++ functions presentation by DHEERAJ KATARIA
PPTX
E facilities of Municipal Corporation of Delhi By DHEERAJ KATARIA
PPTX
Matrix presentation By DHEERAJ KATARIA
PPTX
Types Of Recursion in C++, Data Stuctures by DHEERAJ KATARIA
PPTX
Heritage and tourism in india by DHEERAJ KATARIA
Information Security- Threats and Attacks presentation by DHEERAJ KATARIA
C++ functions presentation by DHEERAJ KATARIA
E facilities of Municipal Corporation of Delhi By DHEERAJ KATARIA
Matrix presentation By DHEERAJ KATARIA
Types Of Recursion in C++, Data Stuctures by DHEERAJ KATARIA
Heritage and tourism in india by DHEERAJ KATARIA

Recently uploaded (20)

PDF
composite construction of structures.pdf
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
PPT
Mechanical Engineering MATERIALS Selection
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPT
Project quality management in manufacturing
PPTX
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
PPTX
OOP with Java - Java Introduction (Basics)
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
PPTX
UNIT 4 Total Quality Management .pptx
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
Recipes for Real Time Voice AI WebRTC, SLMs and Open Source Software.pptx
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PPTX
CYBER-CRIMES AND SECURITY A guide to understanding
PDF
Arduino robotics embedded978-1-4302-3184-4.pdf
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PPTX
Strings in CPP - Strings in C++ are sequences of characters used to store and...
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PPTX
Sustainable Sites - Green Building Construction
composite construction of structures.pdf
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
Mechanical Engineering MATERIALS Selection
Operating System & Kernel Study Guide-1 - converted.pdf
Project quality management in manufacturing
KTU 2019 -S7-MCN 401 MODULE 2-VINAY.pptx
OOP with Java - Java Introduction (Basics)
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
MET 305 2019 SCHEME MODULE 2 COMPLETE.pptx
UNIT 4 Total Quality Management .pptx
Internet of Things (IOT) - A guide to understanding
Recipes for Real Time Voice AI WebRTC, SLMs and Open Source Software.pptx
Embodied AI: Ushering in the Next Era of Intelligent Systems
CYBER-CRIMES AND SECURITY A guide to understanding
Arduino robotics embedded978-1-4302-3184-4.pdf
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
Strings in CPP - Strings in C++ are sequences of characters used to store and...
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Sustainable Sites - Green Building Construction

Microprocessor Protected Mode Memory addressing By DHEERAJ KATARIA

  • 1. MICROPROCESSORS PROTECTED MODE MEMORY ADDRESSING PRESENTED TO: PRESENTED BY: MRS. SHWETA DHEERAJ KATARIA
  • 2. PROTECTED MODE MEMORY ADDRESSING  Allows access to data and programs located within & above the first 1M byte of memory.  Protected mode is where Windows operates.  Offset address can be 32-bit number.  Allows microprocessor to access data within 4G bytes in length.
  • 3. SELECTORS AND DESCRIPTORS  In place of a segment address, the segment register contains a selector that selects a descriptor from a descriptor table.  The descriptor is located in the segment register & describes the location, length, and access rights of the segment of memory.  it selects one of 8192 descriptors from one of two tables of descriptors  In protected mode, this segment number can address any memory location in the system for the code segment.  Indirectly, the register still selects a memory segment, but not directly as in real mode.
  • 4.  Global descriptors contain segment definitions that apply to all programs.  a global descriptor might be called a system descriptor  Local descriptors are usually unique to an application.  local descriptor is known as application descriptor  Format of a descriptor for the 80286 through the Core2.  each descriptor is 8 bytes in length  global and local descriptor tables are a maximum of 64K bytes in length DESCRIPTOR TYPES
  • 5. The 80286 through Core2 64-bit descriptors
  • 6.  The base address of the descriptor indicates the starting location of the memory segment.  the paragraph boundary limitation is removed in protected mode  segments may begin at any address  The G, or granularity bit allows a segment length of 4K to 4G bytes in steps of 4K bytes.  32-bit offset address allows segment lengths of 4G bytes  16-bit offset address allows segment lengths of 64K bytes.
  • 7.  Operating systems operate in a 16- or 32-bit environment.  DOS uses a 16-bit environment.  Most Windows applications use a 32-bit environment called WIN32.  MSDOS/PCDOS & Windows 3.1 operating systems require 16-bit instruction mode.  Instruction mode is accessible only in a protected mode system such as Windows Vista. OPERATING SYSTEM
  • 8.  The access rights byte controls access to the protected mode segment.  describes segment function in the system and allows complete control over the segment  if the segment is a data segment, the direction of growth is specified  If the segment grows beyond its limit, the operating system is interrupted, indicating a general protection fault.  You can specify whether a data segment can be written or is write-protected. ACCESS RIGHTS BYTE
  • 9. The access rights byte for the 80286 through Core2 descriptor
  • 10.  Descriptors are chosen from the descriptor table by the segment register.  register contains a 13-bit selector field, a table selector bit, and requested privilege level field  The TI bit selects either the global or the local descriptor table.  Requested Privilege Level (RPL) requests the access privilege level of a memory segment.  If privilege levels are violated, system normally indicates an application or privilege level violation DESCRIPTOR TABLE
  • 11. The contents of a segment register during protected mode operation of the 80286 through Core2 microprocessors
  • 12.  Segment register, containing a selector, chooses a descriptor from the global descriptor table.  The entry in the global descriptor table selects a segment in the memory system.  Descriptor zero is called the null descriptor, must contain all zeros, and may not be used for accessing memory.
  • 13. Using the DS register to select a description from the global descriptor table. In this example, the DS register accesses memory locations 00100000H–001000FFH as a data segment
  • 14. PROGRAM-INVISIBLE REGISTERS  Global and local descriptor tables are found in the memory system.  To access & specify the table addresses, 80286–Core2 contain program-invisible registers.  not directly addressed by software  Each segment register contains a program-invisible portion used in the protected mode.  often called cache memory because cache is any memory that stores information
  • 15. The program-invisible register within the 80286–Core2 microprocessors
  • 16.  When a new segment number is placed in a segment register, the microprocessor accesses a descriptor table and loads the descriptor into the program-invisible portion of the segment register.  held there and used to access the memory segment until the segment number is changed  This allows the microprocessor to repeatedly access a memory segment without referring to the descriptor table.  hence the term cache
  • 17.  The GDTR (global descriptor table register) and IDTR (interrupt descriptor table register) contain the base address of the descriptor table and its limit.  when protected mode operation desired, address of the global descriptor table and its limit are loaded into the GDTR  The location of the local descriptor table is selected from the global descriptor table.  one of the global descriptors is set up to address the local descriptor table DESCRIPTOR TABLE REGISTERS
  • 18.  To access the local descriptor table, the LDTR (local descriptor table register) is loaded with a selector.  selector accesses global descriptor table, & loads local descriptor table address, limit, & access rights into the cache portion of the LDTR  The TR (task register) holds a selector, which accesses a descriptor that defines a task.  a task is most often a procedure or application  Allows multitasking systems to switch tasks to another in a simple and orderly fashion.