SlideShare a Scribd company logo
MIPI D-PHY℠ -
Physical Layer Test
& Measurement
Challenges
Parthasarathy Raju,
& Suryakant Kumar,
Tektronix
Agenda
• MIPI D-PHY℠ Spec Overview
•  New in v2.0
• PHY layer Testing
•  Transmitter & Receiver Needs
•  Equipment
•  Device Test Modes
2
MIPI: Mobile System Diagram
MIPI D-PHY℠ Applications:
MIPI Camera (CSI℠) & MIPI Display (DSI℠)
3
Camera	
&		
Display
D-PHY Lanes and Modes
•  Data & Clock Lane
•  Minimum configuration with 4 wires
•  Data+, Data- & Clock+, Clock-
•  Lane operating modes
•  High Speed Mode(HS)
•  Terminated
•  Low swing, Differential signal
•  Non-Return to Zero(NRZ) coding
•  Data transmission
•  Low Power Mode(LP)
•  Non-Terminated
•  Single-ended transmission
•  Spaced-One-Hot coding
•  Control
4
Data+	
Data-	
D-PHY	
Clock+	
Clock-
HS Data Transmission in Bursts
•  Continuous Mode & Burst Mode
•  Four LP states
•  LP-00, LP01, LP-10, LP-11
•  Stop state(LP-11) – Standby state
5
Clock	:	Burst	Mode
Data to Clock Timing
•  Differential Data to Clock has a quadrature phase
relationship
•  Data-Clock Timing Specification
•  Data to Clock Skew
•  Setup time & Hold time
•  Deterministic and Random Jitter( data rate > 1.5Gbps)
6
Parameter Min Max
TSKEW[TX]	(UI) -0.2 0.2
TSETUP[RX]	(UI)	 0.2
THOLD[RX]	(UI) 0.2
TSKEW[TLIS]	(UI) -0.1 0.1
Parameter	 Min	 Max	
TJTX(UI)	 0.3	
DJTX(UI)	 0.2	
RJTX(UI)	 0.1	
TSKEW[TX]	staAc	(UI)	 -0.2	 0.2
HS-Transmitter
•  Half Swing Mode
•  Differential swing of Tx is half with respect to default swing mode
•  Option for reduced operating power
•  De-emphasis
•  Two equalization ratios are defined
•  Data rates >2.5Gbps
7
SSC & Eye Diagram
•  Spread Spectrum Clocking
•  Triangular Down spreading, deviation 5000ppm at 33KHz
•  Transmitter & Receiver Eye Diagram
•  Data Rates >1.5Gbps & <= 4.5 Gbps
•  Reference channel included
•  Mask prorated to BER 10e-6
8
BER TEYE VDIF
10-12	 0.5UI 40mV
10-6	 0.53UI 47mV
Interconnect Spec & System Configurations
•  Three Differential Insertion loss templates
•  Short, Standard & Long Reference
•  Uniform reference across all MIPI PHYs
9
Mode				
#
Data	
Rate	
Gbps	
TransmiPer	
Swing										EQ
Reference	
Channel
Receiver	
Term	
(ohm)
1
Default EQ2
Short/Std
80-125
2 Long
3
Half		
Swing
EQ1
Short
4 Std
5 Long
6 Short/Std
			NT
7 Long
8
None
Short
9 Std
10 Long
Receiver De-skew Calibration
•  Operating data rates >1.5Gbps
•  Initial and Periodic Calibration modes
•  De-skew burst
•  Sync : all one’s (16UI)
•  Payload: 0101 (215 UI)
10
LP-Transmitter, LP-Receiver
•  Line Levels
•  VOL(Min)= -50mV, VOH(mx) = 1.3V
•  Slew rate spec for various load conditions
•  LP Receiver - Interference and Noise performance
•  Input pulse rejection(eSpike)
•  Minimum pulse width response(TMIN-RX)
•  Peak Interference(VINT, fINT)
11
MIPI D-PHY℠
Test & Measurement
Challenges
Elements of Testing
•  Test Methodology
•  Waveform/Pattern/Region
•  Measurement Procedure/Post processing Algorithm
•  Test Equipment
•  Oscilloscopes
•  Waveform Generators
•  Probes & Accessories
•  Device -Test Modes, Test Points
•  Test Sequences
•  Bit Error Detector
•  Replica Traces
•  Test Modes Needs special focus!
13
Tx Testing Challenges(contd..)
•  Dynamic switching of terminations between LP and HS
mode
•  Waveform post processing to discern the LP-HS transitions
•  Probing
•  HS & LP transmission without loading the bus
•  Access to tight test locations
•  Burst Mode timing measurements
•  Measurements on clock and data lanes
•  Voltage and Timing parameters
14
Tx Testing Challenges
•  Data rate up to 4.5Gb/s
•  800 Mbps to 4.5G
•  Eye diagram and jitter measurements
•  Tx Equalization by de-emphasis
•  Spread-spectrum clocking
•  Embed channel insertion loss
•  LP Mode
•  Slew rate measurements
•  Bus Turn Around test
•  User intervention to enable mode and measure
15
Tx Testing
16
•  4 Single ended Signals
•  Data+, Data- & Clock+, Clock-
•  Termination Board
•  Switchable Termination
•  Oscilloscope & Probes
•  Based on Signal data rate
•  v1.0 (800 Mbps),
•  v1.1 (1.5 Gbps)
•  v1.2 (2.5 Gbps)
•  v2.0 (4.5 Gbps)
•  High impedance probes
•  50+ CTS Tests TerminaAon	Board
Device Test Modes for Tx Testing
•  LP Mode Measurements
•  LP sequence with open termination
•  BTA initiation
•  HS Mode Measurements
•  HS entry
•  HS Sync & Payload
•  Random Test sequences (PRBS)
•  HS exit
•  Data and clock lanes
•  Continuous and Burst Modes
17
Tx Test: Spread Spectrum clocking
•  SSC Testing
•  Modulation Rate = 30KHz (min)
•  Measure over =>2 SSC cycles
•  Device Test Modes/options
•  HS data length > 66 µsec
•  HS data ‘101010…’
18
Tx Test: HS Eye Diagram
•  (1) Prorated Mask at BER 1E-6
•  Measurement using random test pattern of 3 million UI
•  Continuous HS data(Recommended) or Data from multiple bursts
•  (2)Mask at BER 1E-12
•  Sophisticated extrapolation software on oscilloscopes
19
Receiver Testing(contd..)
•  Philosophy
•  Stimulus calibration based on parameter
•  Stimulus fed to the Rx
•  Check for error free reception
•  Equipment
•  Waveform Generator
•  Data and clock lanes
•  Oscilloscope for Calibration
•  Choice based on D-PHY spec versions
•  Observables
•  Bit errors detected
•  ~35 CTS Tests
20
Receiver Testing: Stimulus(Contd..)
•  Transmission Modes
•  LP Mode & HS Mode
•  Spaced-one-hot,
•  NRZ coding
•  Data to clock timing
•  Setup/Hold Times
•  Skew
•  HS Differential & Common
mode voltage
•  LP voltage up to 1.3V
•  Rise/Fall time control
•  Continuous & Burst data
•  Data & Clock Lanes
•  Test sequences/patterns
•  PRBS patterns of various lengths
•  LP states
•  Escape Mode commands
•  De-skew calibration bursts
•  Standby state to trigger a test
sequence
•  HS entry, HS Sync & HS exit
21
Receiver Testing: Stimulus
•  HS Mode Stressors
•  Random Jitter & Deterministic Jitter
•  Embed Insertion loss & De-emphasis
•  Spread Spectrum Clocking
•  Dynamic Skew
•  LP Mode Stressors
•  eSpike
•  Minimum Pulse TMIN-RX
•  Additive Square/Sine Noise (VINT, fINT)
•  Data Burst Timing
•  THS_TRAIL, THS_PREPARE ,THS_ZERO, THS_REOT
•  Clock Burst Timing
•  TCLK_TRAIL, TCLK_PREPARE, HS_EXIT, CLK_POST
•  CLK_PRE, CLK_REOT, CLK_ZERO
22
Receiver Jitter Tolerance
•  RT/FT Control
•  Insertion Loss
•  Standard Channel
•  DJ & VOD Control
•  Static Skew
•  DC common Mode
•  SSC
23
HS Receiver Testing
•  Error Detectors
•  Initiating Rx ERRDET - First Big challenge!
•  HS Only ERRDET Initialization Sequence – Simple and Easy!
•  Rx Stress calibration
•  Procedure defined for standard reference channel
•  Better Accuracy with Replica Traces for calibration!
24
References
•  [1] DRAFT Conformance Test Suite for D-PHY℠, Version 1.2r11, 11 March 2015
•  [2] Specification for D-PHY℠, Version 1.2, 01 August 2014
•  [3] Specification for D-PHY℠, Version 2.0 Revision 07, 23 November 2015
•  [4] D-PHY℠ Testing, Parthasarathy, MIPI Open Day Presentation Taipei, October 2015
25

More Related Content

PPTX
LOW POWER DESIGN VLSI
PPTX
Dft (design for testability)
PDF
MIPI DevCon 2016: Implementing MIPI C-PHY
PDF
SOC Peripheral Components & SOC Tools
PDF
ASIC vs SOC vs FPGA
PPT
System On Chip (SOC)
PDF
Fault Simulation (Testing of VLSI Design)
PDF
MIPI DevCon 2016: MIPI C-PHY - Introduction From Basic Theory to Practical Im...
LOW POWER DESIGN VLSI
Dft (design for testability)
MIPI DevCon 2016: Implementing MIPI C-PHY
SOC Peripheral Components & SOC Tools
ASIC vs SOC vs FPGA
System On Chip (SOC)
Fault Simulation (Testing of VLSI Design)
MIPI DevCon 2016: MIPI C-PHY - Introduction From Basic Theory to Practical Im...

What's hot (20)

PPT
Channel routing
PDF
Design-for-Test (Testing of VLSI Design)
PDF
Phase Noise and Jitter Measurements
PPT
Level sensitive scan design(LSSD) and Boundry scan(BS)
ODP
Scan chain operation
PDF
MIPI DevCon Bangalore 2017: Overcoming Inter-Symbol Interference with MIPI PH...
PDF
System On Chip
PPT
ASIC design Flow (Digital Design)
PDF
Transition fault detection
PDF
Introduction of testing and verification of vlsi design
PPTX
System on Chip (SoC)
PPTX
System verilog assertions
PPTX
Usb protocol
ODP
Inputs of physical design
PDF
IMPLEMENTATION AND VALIDATION OF MEMORY BUILT IN SELF TEST (MBIST) - SURVEY
PDF
2019 5 testing and verification of vlsi design_fault_modeling
PPTX
Capcitive parasitics in mos
PPT
Serial Peripheral Interface(SPI)
PDF
MIPI DevCon 2016: Testing of MIPI High Speed PHY Standard Implementations
PDF
Channel routing
Design-for-Test (Testing of VLSI Design)
Phase Noise and Jitter Measurements
Level sensitive scan design(LSSD) and Boundry scan(BS)
Scan chain operation
MIPI DevCon Bangalore 2017: Overcoming Inter-Symbol Interference with MIPI PH...
System On Chip
ASIC design Flow (Digital Design)
Transition fault detection
Introduction of testing and verification of vlsi design
System on Chip (SoC)
System verilog assertions
Usb protocol
Inputs of physical design
IMPLEMENTATION AND VALIDATION OF MEMORY BUILT IN SELF TEST (MBIST) - SURVEY
2019 5 testing and verification of vlsi design_fault_modeling
Capcitive parasitics in mos
Serial Peripheral Interface(SPI)
MIPI DevCon 2016: Testing of MIPI High Speed PHY Standard Implementations
Ad

Viewers also liked (6)

PDF
MIPI DevCon 2016: Key Learnings in Creating the UFS Compliance Test Program
PDF
MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...
PDF
MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...
PDF
MIPI DevCon 2016: Versatile Software Solution for MIPI C-PHY TX Testing
PDF
MIPI DevCon 2016: Comprehensive Verification of MIPI SoundWire Master-Slave S...
PDF
MIPI DevCon 2016: Verification of Mobile SOC Design (UFS)
MIPI DevCon 2016: Key Learnings in Creating the UFS Compliance Test Program
MIPI DevCon 2016: Using MIPI Conformance Test Suites for Pre-Silicon Verifica...
MIPI DevCon 2016: Robust Debug and Conformance Verification Ensures Interoper...
MIPI DevCon 2016: Versatile Software Solution for MIPI C-PHY TX Testing
MIPI DevCon 2016: Comprehensive Verification of MIPI SoundWire Master-Slave S...
MIPI DevCon 2016: Verification of Mobile SOC Design (UFS)
Ad

Similar to MIPI DevCon 2016: MIPI D-PHY - Physical Layer Test & Measurement Challenges (20)

PDF
Accelerating MIPI Interface Development and Validation - Introspect Technology
PDF
MIPI Test Solutions Overview_Webinar.pdf
PDF
MPI DevCon Hsinchu City 2017: MIPI High Speed Serial Technologies: Debug & Co...
PDF
MIPI DevCon Bangalore 2017: MIPI High Speed Serial Technologies: Debug & Conf...
PDF
Automotive Ethernet: Physical Layer Compliance Testing Webinar Slides
PDF
MPI DevCon Hsinchu City 2017: Enabling Higher Data Rates and Variety of Chann...
PDF
MIPI DevCon 2016: Troubleshooting MIPI M-PHY Link and Protocol Issues
PDF
MPI DevCon Hsinchu City 2017: Practical Experiences in MIPI D-PHY & C-PHY Rec...
PDF
Practical Experiences in MIPI D-PHY and C-PHY Receiver Testing
PDF
MIPI DevCon Bangalore 2017: Enabling Higher Data Rates and Variety of Channel...
PPT
Choate hs elec_test_final
PDF
USB 2.0 Compliance Testing
PDF
USB 3.1 Gen 2 Compliance Testing and Debug Webinar
PDF
Best Khushi Communications Detailed Catalogue
PDF
MIPI DevCon Bangalore 2017: Next generation MIPI Physical Layer Design and Ev...
PDF
MPI DevCon Hsinchu City 2017: Next generation MIPI Physical Layer Design and ...
PDF
Jitter & wander measurement guide
PDF
Troubleshooting Coherent Optical Communication Systems
PDF
MIPI DevCon 2020 | MIPI A-PHY: Laying the Groundwork for MIPI’s Automotive Se...
PDF
Mobile Imaging Whitepaper
Accelerating MIPI Interface Development and Validation - Introspect Technology
MIPI Test Solutions Overview_Webinar.pdf
MPI DevCon Hsinchu City 2017: MIPI High Speed Serial Technologies: Debug & Co...
MIPI DevCon Bangalore 2017: MIPI High Speed Serial Technologies: Debug & Conf...
Automotive Ethernet: Physical Layer Compliance Testing Webinar Slides
MPI DevCon Hsinchu City 2017: Enabling Higher Data Rates and Variety of Chann...
MIPI DevCon 2016: Troubleshooting MIPI M-PHY Link and Protocol Issues
MPI DevCon Hsinchu City 2017: Practical Experiences in MIPI D-PHY & C-PHY Rec...
Practical Experiences in MIPI D-PHY and C-PHY Receiver Testing
MIPI DevCon Bangalore 2017: Enabling Higher Data Rates and Variety of Channel...
Choate hs elec_test_final
USB 2.0 Compliance Testing
USB 3.1 Gen 2 Compliance Testing and Debug Webinar
Best Khushi Communications Detailed Catalogue
MIPI DevCon Bangalore 2017: Next generation MIPI Physical Layer Design and Ev...
MPI DevCon Hsinchu City 2017: Next generation MIPI Physical Layer Design and ...
Jitter & wander measurement guide
Troubleshooting Coherent Optical Communication Systems
MIPI DevCon 2020 | MIPI A-PHY: Laying the Groundwork for MIPI’s Automotive Se...
Mobile Imaging Whitepaper

More from MIPI Alliance (20)

PDF
MIPI DevCon 2021: MIPI I3C Under the Spotlight: A Fireside Chat with the I3C ...
PDF
MIPI DevCon 2021: MIPI I3C Application and Validation Models for IoT Sensor N...
PDF
MIPI DevCon 2021: MIPI I3C Signal Integrity Challenges on DDR5-based Server P...
PDF
MIPI DevCon 2021: MIPI I3C interface for the ETSI Smart Secure Platform
PDF
MIPI DevCon 2021: MIPI Security for Automotive and IoT – Initial Focus on MASS
PDF
MIPI DevCon 2021: MIPI HTI, PTI and STP: The Bases for Next-Generation Online...
PDF
MIPI DevCon 2021: Meeting the Needs of Next-Generation Displays with a High-P...
PDF
MIPI DevCon 2021: MIPI CSI-2 v4.0 Panel Discussion with the MIPI Camera Worki...
PDF
MIPI DevCon 2021: MIPI D-PHY and MIPI CSI-2 for IoT: AI Edge Devices
PDF
MIPI DevCon 2021: Enabling Long-Reach MIPI CSI-2 Connectivity in Automotive w...
PDF
MIPI DevCon 2021: Latest Developments within MIPI Automotive SerDes Solutions...
PDF
MIPI DevCon 2021: The MIPI Specification Roadmap: Driving Advancements in Mob...
PDF
MIPI DevCon 2021: State of the Alliance
PDF
MIPI DevCon 2020 | Snapshot of MIPI RFFE v3.0 from a System-Architecture Per...
PDF
MIPI DevCon 2020 | The Story Behind the MIPI I3C HCI Driver for Linux
PDF
MIPI DevCon 2020 | Interoperability Challenges and Solutions for MIPI I3C
PDF
MIPI DevCon 2020 | Why an Integrated MIPI C-PHY/D-PHY IP is Essential
PDF
MIPI DevCon 2020 | MIPI to Bluetooth LE: Leveraging Mobile Technology for Wir...
PDF
MIPI DevCon 2020 | MIPI Alliance: Enabling the IoT Opportunity
PDF
MIPI DevCon 2020 | MIPI DevCon 2020 | How MIPI Interfaces Solve Challenges in...
MIPI DevCon 2021: MIPI I3C Under the Spotlight: A Fireside Chat with the I3C ...
MIPI DevCon 2021: MIPI I3C Application and Validation Models for IoT Sensor N...
MIPI DevCon 2021: MIPI I3C Signal Integrity Challenges on DDR5-based Server P...
MIPI DevCon 2021: MIPI I3C interface for the ETSI Smart Secure Platform
MIPI DevCon 2021: MIPI Security for Automotive and IoT – Initial Focus on MASS
MIPI DevCon 2021: MIPI HTI, PTI and STP: The Bases for Next-Generation Online...
MIPI DevCon 2021: Meeting the Needs of Next-Generation Displays with a High-P...
MIPI DevCon 2021: MIPI CSI-2 v4.0 Panel Discussion with the MIPI Camera Worki...
MIPI DevCon 2021: MIPI D-PHY and MIPI CSI-2 for IoT: AI Edge Devices
MIPI DevCon 2021: Enabling Long-Reach MIPI CSI-2 Connectivity in Automotive w...
MIPI DevCon 2021: Latest Developments within MIPI Automotive SerDes Solutions...
MIPI DevCon 2021: The MIPI Specification Roadmap: Driving Advancements in Mob...
MIPI DevCon 2021: State of the Alliance
MIPI DevCon 2020 | Snapshot of MIPI RFFE v3.0 from a System-Architecture Per...
MIPI DevCon 2020 | The Story Behind the MIPI I3C HCI Driver for Linux
MIPI DevCon 2020 | Interoperability Challenges and Solutions for MIPI I3C
MIPI DevCon 2020 | Why an Integrated MIPI C-PHY/D-PHY IP is Essential
MIPI DevCon 2020 | MIPI to Bluetooth LE: Leveraging Mobile Technology for Wir...
MIPI DevCon 2020 | MIPI Alliance: Enabling the IoT Opportunity
MIPI DevCon 2020 | MIPI DevCon 2020 | How MIPI Interfaces Solve Challenges in...

Recently uploaded (6)

PPTX
Introduction to Packet Tracer Course Overview - Aug 21 (1).pptx
DOC
Camb毕业证学历认证,格罗斯泰斯特主教大学毕业证仿冒文凭毕业证
PDF
6-UseCfgfhgfhgfhgfhgfhfhhaseActivity.pdf
DOC
证书学历UoA毕业证,澳大利亚中汇学院毕业证国外大学毕业证
PPTX
ASMS Telecommunication company Profile
PDF
Lesson 13- HEREDITY _ pedSAWEREGFVCXZDSASEWFigree.pdf
Introduction to Packet Tracer Course Overview - Aug 21 (1).pptx
Camb毕业证学历认证,格罗斯泰斯特主教大学毕业证仿冒文凭毕业证
6-UseCfgfhgfhgfhgfhgfhfhhaseActivity.pdf
证书学历UoA毕业证,澳大利亚中汇学院毕业证国外大学毕业证
ASMS Telecommunication company Profile
Lesson 13- HEREDITY _ pedSAWEREGFVCXZDSASEWFigree.pdf

MIPI DevCon 2016: MIPI D-PHY - Physical Layer Test & Measurement Challenges

  • 1. MIPI D-PHY℠ - Physical Layer Test & Measurement Challenges Parthasarathy Raju, & Suryakant Kumar, Tektronix
  • 2. Agenda • MIPI D-PHY℠ Spec Overview •  New in v2.0 • PHY layer Testing •  Transmitter & Receiver Needs •  Equipment •  Device Test Modes 2
  • 3. MIPI: Mobile System Diagram MIPI D-PHY℠ Applications: MIPI Camera (CSI℠) & MIPI Display (DSI℠) 3 Camera & Display
  • 4. D-PHY Lanes and Modes •  Data & Clock Lane •  Minimum configuration with 4 wires •  Data+, Data- & Clock+, Clock- •  Lane operating modes •  High Speed Mode(HS) •  Terminated •  Low swing, Differential signal •  Non-Return to Zero(NRZ) coding •  Data transmission •  Low Power Mode(LP) •  Non-Terminated •  Single-ended transmission •  Spaced-One-Hot coding •  Control 4 Data+ Data- D-PHY Clock+ Clock-
  • 5. HS Data Transmission in Bursts •  Continuous Mode & Burst Mode •  Four LP states •  LP-00, LP01, LP-10, LP-11 •  Stop state(LP-11) – Standby state 5 Clock : Burst Mode
  • 6. Data to Clock Timing •  Differential Data to Clock has a quadrature phase relationship •  Data-Clock Timing Specification •  Data to Clock Skew •  Setup time & Hold time •  Deterministic and Random Jitter( data rate > 1.5Gbps) 6 Parameter Min Max TSKEW[TX] (UI) -0.2 0.2 TSETUP[RX] (UI) 0.2 THOLD[RX] (UI) 0.2 TSKEW[TLIS] (UI) -0.1 0.1 Parameter Min Max TJTX(UI) 0.3 DJTX(UI) 0.2 RJTX(UI) 0.1 TSKEW[TX] staAc (UI) -0.2 0.2
  • 7. HS-Transmitter •  Half Swing Mode •  Differential swing of Tx is half with respect to default swing mode •  Option for reduced operating power •  De-emphasis •  Two equalization ratios are defined •  Data rates >2.5Gbps 7
  • 8. SSC & Eye Diagram •  Spread Spectrum Clocking •  Triangular Down spreading, deviation 5000ppm at 33KHz •  Transmitter & Receiver Eye Diagram •  Data Rates >1.5Gbps & <= 4.5 Gbps •  Reference channel included •  Mask prorated to BER 10e-6 8 BER TEYE VDIF 10-12 0.5UI 40mV 10-6 0.53UI 47mV
  • 9. Interconnect Spec & System Configurations •  Three Differential Insertion loss templates •  Short, Standard & Long Reference •  Uniform reference across all MIPI PHYs 9 Mode # Data Rate Gbps TransmiPer Swing EQ Reference Channel Receiver Term (ohm) 1 Default EQ2 Short/Std 80-125 2 Long 3 Half Swing EQ1 Short 4 Std 5 Long 6 Short/Std NT 7 Long 8 None Short 9 Std 10 Long
  • 10. Receiver De-skew Calibration •  Operating data rates >1.5Gbps •  Initial and Periodic Calibration modes •  De-skew burst •  Sync : all one’s (16UI) •  Payload: 0101 (215 UI) 10
  • 11. LP-Transmitter, LP-Receiver •  Line Levels •  VOL(Min)= -50mV, VOH(mx) = 1.3V •  Slew rate spec for various load conditions •  LP Receiver - Interference and Noise performance •  Input pulse rejection(eSpike) •  Minimum pulse width response(TMIN-RX) •  Peak Interference(VINT, fINT) 11
  • 12. MIPI D-PHY℠ Test & Measurement Challenges
  • 13. Elements of Testing •  Test Methodology •  Waveform/Pattern/Region •  Measurement Procedure/Post processing Algorithm •  Test Equipment •  Oscilloscopes •  Waveform Generators •  Probes & Accessories •  Device -Test Modes, Test Points •  Test Sequences •  Bit Error Detector •  Replica Traces •  Test Modes Needs special focus! 13
  • 14. Tx Testing Challenges(contd..) •  Dynamic switching of terminations between LP and HS mode •  Waveform post processing to discern the LP-HS transitions •  Probing •  HS & LP transmission without loading the bus •  Access to tight test locations •  Burst Mode timing measurements •  Measurements on clock and data lanes •  Voltage and Timing parameters 14
  • 15. Tx Testing Challenges •  Data rate up to 4.5Gb/s •  800 Mbps to 4.5G •  Eye diagram and jitter measurements •  Tx Equalization by de-emphasis •  Spread-spectrum clocking •  Embed channel insertion loss •  LP Mode •  Slew rate measurements •  Bus Turn Around test •  User intervention to enable mode and measure 15
  • 16. Tx Testing 16 •  4 Single ended Signals •  Data+, Data- & Clock+, Clock- •  Termination Board •  Switchable Termination •  Oscilloscope & Probes •  Based on Signal data rate •  v1.0 (800 Mbps), •  v1.1 (1.5 Gbps) •  v1.2 (2.5 Gbps) •  v2.0 (4.5 Gbps) •  High impedance probes •  50+ CTS Tests TerminaAon Board
  • 17. Device Test Modes for Tx Testing •  LP Mode Measurements •  LP sequence with open termination •  BTA initiation •  HS Mode Measurements •  HS entry •  HS Sync & Payload •  Random Test sequences (PRBS) •  HS exit •  Data and clock lanes •  Continuous and Burst Modes 17
  • 18. Tx Test: Spread Spectrum clocking •  SSC Testing •  Modulation Rate = 30KHz (min) •  Measure over =>2 SSC cycles •  Device Test Modes/options •  HS data length > 66 µsec •  HS data ‘101010…’ 18
  • 19. Tx Test: HS Eye Diagram •  (1) Prorated Mask at BER 1E-6 •  Measurement using random test pattern of 3 million UI •  Continuous HS data(Recommended) or Data from multiple bursts •  (2)Mask at BER 1E-12 •  Sophisticated extrapolation software on oscilloscopes 19
  • 20. Receiver Testing(contd..) •  Philosophy •  Stimulus calibration based on parameter •  Stimulus fed to the Rx •  Check for error free reception •  Equipment •  Waveform Generator •  Data and clock lanes •  Oscilloscope for Calibration •  Choice based on D-PHY spec versions •  Observables •  Bit errors detected •  ~35 CTS Tests 20
  • 21. Receiver Testing: Stimulus(Contd..) •  Transmission Modes •  LP Mode & HS Mode •  Spaced-one-hot, •  NRZ coding •  Data to clock timing •  Setup/Hold Times •  Skew •  HS Differential & Common mode voltage •  LP voltage up to 1.3V •  Rise/Fall time control •  Continuous & Burst data •  Data & Clock Lanes •  Test sequences/patterns •  PRBS patterns of various lengths •  LP states •  Escape Mode commands •  De-skew calibration bursts •  Standby state to trigger a test sequence •  HS entry, HS Sync & HS exit 21
  • 22. Receiver Testing: Stimulus •  HS Mode Stressors •  Random Jitter & Deterministic Jitter •  Embed Insertion loss & De-emphasis •  Spread Spectrum Clocking •  Dynamic Skew •  LP Mode Stressors •  eSpike •  Minimum Pulse TMIN-RX •  Additive Square/Sine Noise (VINT, fINT) •  Data Burst Timing •  THS_TRAIL, THS_PREPARE ,THS_ZERO, THS_REOT •  Clock Burst Timing •  TCLK_TRAIL, TCLK_PREPARE, HS_EXIT, CLK_POST •  CLK_PRE, CLK_REOT, CLK_ZERO 22
  • 23. Receiver Jitter Tolerance •  RT/FT Control •  Insertion Loss •  Standard Channel •  DJ & VOD Control •  Static Skew •  DC common Mode •  SSC 23
  • 24. HS Receiver Testing •  Error Detectors •  Initiating Rx ERRDET - First Big challenge! •  HS Only ERRDET Initialization Sequence – Simple and Easy! •  Rx Stress calibration •  Procedure defined for standard reference channel •  Better Accuracy with Replica Traces for calibration! 24
  • 25. References •  [1] DRAFT Conformance Test Suite for D-PHY℠, Version 1.2r11, 11 March 2015 •  [2] Specification for D-PHY℠, Version 1.2, 01 August 2014 •  [3] Specification for D-PHY℠, Version 2.0 Revision 07, 23 November 2015 •  [4] D-PHY℠ Testing, Parthasarathy, MIPI Open Day Presentation Taipei, October 2015 25