SlideShare a Scribd company logo
3
Most read
4
Most read
7
Most read
What is a decoder and 2 to 4 DECODER
BINARY DECODERS
• A binary decoder is a multi-input, multi-output combinational
circuit that converts a binary code of n input lines into a one out
of 2n output code.These are used when there is need to
activate exactly one of 2n output based on an n-bit input value.
• The figure below shows the general structure of binary decoder
in which encoded information is accepted at n input lines and
the output is produced at 2n possible output lines.
2 to 4 BINARY DECODER
• The figure below shows the truth table for a 2-to-4 decoder.
For a given input, the outputsY0 throughY3 are active high if
enable input EN is active high (EN = 1).When both inputs A
and B are low (or A= B= 0), the outputY0 will be active or High
and all other outputs will be low.
• From the above truth table we can obtain Boolean expression
for the each output as
• These expressions can be implemented by using basic logic
gates.Thus, the logic circuit design of the 2-to-4 line decoder is
given below which is implemented by using NOT and AND
gates.Two NOT gates or inverters provide the complement of
inputs.
• A common enable line is connected to eachAND gate such that
when EN= 0 all the outputs are zero and if EN=1, depends on the
inputs A and B, outputs are produced. Each output represents
one of the minterms of the 2 input variables.
What is a decoder and 2 to 4 DECODER
What is a decoder and 2 to 4 DECODER
• It is also possible to design 2-to-4 decoder using NAND gates as
shown in figure below along with truth table.This is constructed
with a principle of max terms as outputs.To generate the
minterms, we have to use NAND gates which act as inverters. If
both inputs are zero (A = B = 0),Y0 will be zero , if A = 0 and B= 1,
thenY1 will be 1 and so on.
• Therefore, only one output will be low for any combinations of
inputs at a given time and all other outputs will be high.This type
of decoders is available in IC forms so that 3 to 8, 4 to 16, and 5 to
32 decoders can also be made depends on the application
requirement.

More Related Content

PPT
Shift Registers
PPTX
Sr Latch or Flip Flop
PPTX
Programmable logic devices
PPTX
Subtractor (1)
PPTX
MULTIPLEXER
PPTX
Parity Generator and Parity Checker
PPTX
Register in Digital Logic
PPT
adder and subtractor
Shift Registers
Sr Latch or Flip Flop
Programmable logic devices
Subtractor (1)
MULTIPLEXER
Parity Generator and Parity Checker
Register in Digital Logic
adder and subtractor

What's hot (20)

PPTX
PPTX
Nand and nor as a universal gates
PPTX
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
PPT
8051 Microcontroller
PPTX
Latches and flip flop
PPT
multiplexers and demultiplexers
PPT
Demultiplexing of buses of 8085 microprocessor
PPTX
Unit 4-booth algorithm
PPT
Schmitt trigger circuit
PPTX
Synchronous counters
PDF
Decoders
PPT
Adc interfacing
PPT
encoder and decoder in digital electronics
PPT
Half adder & full adder
PPT
Introduction to Interrupts of 8085 microprocessor
PDF
Chapter 7 8051 programming in c
PPTX
Registers
PDF
PPTX
Architecture of 8085 microprocessor
PPTX
NAND and NOR implementation and Other two level implementation
Nand and nor as a universal gates
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
8051 Microcontroller
Latches and flip flop
multiplexers and demultiplexers
Demultiplexing of buses of 8085 microprocessor
Unit 4-booth algorithm
Schmitt trigger circuit
Synchronous counters
Decoders
Adc interfacing
encoder and decoder in digital electronics
Half adder & full adder
Introduction to Interrupts of 8085 microprocessor
Chapter 7 8051 programming in c
Registers
Architecture of 8085 microprocessor
NAND and NOR implementation and Other two level implementation
Ad

Viewers also liked (18)

PPTX
Cda analysis of sunsilk pink commercial
PPTX
Multiplexer and demultiplexer applications.ppsx 3
PPTX
Decoder
PDF
RVC: A Multi-Decoder CAL Composer Tool
PPT
Ceng232 Decoder Multiplexer Adder
PPTX
PDF
OS - CPU Scheduling
PPTX
G:\Advertidment & Public Relationing\Add 1
PPTX
Discourse functions of relative clauses
PPTX
CDA and politics
PPT
08 decoder
PDF
Half subtracter
PPTX
計測対象をhttpからhttpsに変更する
PPTX
Binary Arithmetic Presentation about Binary Numbers 2015
PDF
Half Subtractor : Combiational Circuit
PPTX
Binary arithmetic
PDF
RSA NetWitness Log Decoder
PPTX
A Model of Social and Cognitive Coherence
Cda analysis of sunsilk pink commercial
Multiplexer and demultiplexer applications.ppsx 3
Decoder
RVC: A Multi-Decoder CAL Composer Tool
Ceng232 Decoder Multiplexer Adder
OS - CPU Scheduling
G:\Advertidment & Public Relationing\Add 1
Discourse functions of relative clauses
CDA and politics
08 decoder
Half subtracter
計測対象をhttpからhttpsに変更する
Binary Arithmetic Presentation about Binary Numbers 2015
Half Subtractor : Combiational Circuit
Binary arithmetic
RSA NetWitness Log Decoder
A Model of Social and Cognitive Coherence
Ad

Similar to What is a decoder and 2 to 4 DECODER (20)

PPTX
Decoders
PPTX
decoders121-170714184489769876987698749.pptx
PPTX
B sc3 unit 4 combi..lckt
PPTX
Decoders-Digital Electronics
DOCX
Mini Project 1 - 2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...
DOCX
Types of encoders and decoders with truth tables
PPTX
MAGNITUDE COMPARATOR & DECODER
PDF
Encoders anaaaaaaaaaaaaaaad decoders.pdf
PPTX
combinationalcircuits-161111065011(0).pptx
PPTX
Digital Logic Design Lectures on Flip-flops and latches and counters
PPTX
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
PPT
SESSION 2.ppt
PPTX
ATT SMK.pptx
PDF
Lecture 8 Decoders & Encoders (combinational circuits)
PPT
STLD-Combinational logic design
PPT
decoder and encoder
PPT
07Decoders121
PPTX
Digital Logic Design Lecture on Counters and
PPT
217456070-Chapter-3_eletrical engineering
PPTX
Combinational Circuits.pptx
Decoders
decoders121-170714184489769876987698749.pptx
B sc3 unit 4 combi..lckt
Decoders-Digital Electronics
Mini Project 1 - 2-to-4 Decoder with Enable Input E and 4-to-2 Line Priority...
Types of encoders and decoders with truth tables
MAGNITUDE COMPARATOR & DECODER
Encoders anaaaaaaaaaaaaaaad decoders.pdf
combinationalcircuits-161111065011(0).pptx
Digital Logic Design Lectures on Flip-flops and latches and counters
ENG 202 – Digital Electronics 1 - Chapter 4 (1).pptx
SESSION 2.ppt
ATT SMK.pptx
Lecture 8 Decoders & Encoders (combinational circuits)
STLD-Combinational logic design
decoder and encoder
07Decoders121
Digital Logic Design Lecture on Counters and
217456070-Chapter-3_eletrical engineering
Combinational Circuits.pptx

Recently uploaded (20)

PPTX
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
PDF
102 student loan defaulters named and shamed – Is someone you know on the list?
PPTX
Microbial diseases, their pathogenesis and prophylaxis
PPTX
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
PPTX
master seminar digital applications in india
PPTX
GDM (1) (1).pptx small presentation for students
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PDF
Microbial disease of the cardiovascular and lymphatic systems
PPTX
Cell Types and Its function , kingdom of life
PPTX
Cell Structure & Organelles in detailed.
PDF
A systematic review of self-coping strategies used by university students to ...
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PDF
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
PDF
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
PDF
O7-L3 Supply Chain Operations - ICLT Program
PPTX
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
PDF
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
102 student loan defaulters named and shamed – Is someone you know on the list?
Microbial diseases, their pathogenesis and prophylaxis
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
master seminar digital applications in india
GDM (1) (1).pptx small presentation for students
Pharmacology of Heart Failure /Pharmacotherapy of CHF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
STATICS OF THE RIGID BODIES Hibbelers.pdf
Supply Chain Operations Speaking Notes -ICLT Program
Microbial disease of the cardiovascular and lymphatic systems
Cell Types and Its function , kingdom of life
Cell Structure & Organelles in detailed.
A systematic review of self-coping strategies used by university students to ...
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
O7-L3 Supply Chain Operations - ICLT Program
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
Black Hat USA 2025 - Micro ICS Summit - ICS/OT Threat Landscape

What is a decoder and 2 to 4 DECODER

  • 2. BINARY DECODERS • A binary decoder is a multi-input, multi-output combinational circuit that converts a binary code of n input lines into a one out of 2n output code.These are used when there is need to activate exactly one of 2n output based on an n-bit input value. • The figure below shows the general structure of binary decoder in which encoded information is accepted at n input lines and the output is produced at 2n possible output lines.
  • 3. 2 to 4 BINARY DECODER
  • 4. • The figure below shows the truth table for a 2-to-4 decoder. For a given input, the outputsY0 throughY3 are active high if enable input EN is active high (EN = 1).When both inputs A and B are low (or A= B= 0), the outputY0 will be active or High and all other outputs will be low.
  • 5. • From the above truth table we can obtain Boolean expression for the each output as • These expressions can be implemented by using basic logic gates.Thus, the logic circuit design of the 2-to-4 line decoder is given below which is implemented by using NOT and AND gates.Two NOT gates or inverters provide the complement of inputs. • A common enable line is connected to eachAND gate such that when EN= 0 all the outputs are zero and if EN=1, depends on the inputs A and B, outputs are produced. Each output represents one of the minterms of the 2 input variables.
  • 8. • It is also possible to design 2-to-4 decoder using NAND gates as shown in figure below along with truth table.This is constructed with a principle of max terms as outputs.To generate the minterms, we have to use NAND gates which act as inverters. If both inputs are zero (A = B = 0),Y0 will be zero , if A = 0 and B= 1, thenY1 will be 1 and so on. • Therefore, only one output will be low for any combinations of inputs at a given time and all other outputs will be high.This type of decoders is available in IC forms so that 3 to 8, 4 to 16, and 5 to 32 decoders can also be made depends on the application requirement.