SlideShare a Scribd company logo
2
Most read
3
Most read
4
Most read
A Presentation on :
By-
MOHD BILAL
B.Tech (C.S.) II yr.
Counters
2. Synchronous counter – all state bits change under control
of a single clock
Types of Counters
1. Asynchronous (ripple) counter – changing state bits are
used as clocks to subsequent state flip-flops
3. Decade counter – counts through ten states per stage
4. Up/down counter – counts both up and down, under
command of a control input
5. Ring counter – formed by a shift register with feedback
connection in a ring
6. Johnson counter – a twisted ring counter
7. Cascaded counter
Counters
 In computing and electronic systems, binary-coded
decimal (BCD) (sometimes called natural binary-
coded decimal, NBCD) or, in its most common
modern implementation, packed decimal, is an
encoding for decimal numbers in which each digit is
represented by its own binary sequence. Its main
virtue is that it allows easy conversion to decimal digits
for printing or display, and allows faster decimal
calculations.
 In BCD, a digit is usually represented by four bits
which, in general, represent the decimal digits 0
through 9. Other bit combinations are sometimes used
for a sign or for other indications (e.g., error or
overflow).
BCD CounterBCD Counter
• To encode a decimal number using the common BCD
encoding, each decimal digit is stored in a 4-bit nibble:
• Decimal: 0 1 2 3 4 5 6 7 8 9
• BCD : 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001
• Thus, the BCD encoding for the number 127 would be:
0001 0010 0111
Basics for BCDBasics for BCD
A Schematic diagram of BCD Counter
 Its drawbacks are a small increase in the
complexity of circuits needed to implement
mathematical operations.
 Uncompressed BCD is also a relatively
inefficient encoding—it occupies more
space than a purely binary representation.
Drawbacks
 Ring counters are implemented using shift
registers. It is essentially a circulating shift register
connected so that the last flip-flop shifts its value
into the first flip-flop. There is usually only a single 1
circulating in the register, as long as clock pulses
are applied.
Start control signal, which presets the
left-most flip-flop to 1 and clears the
others to 0.
An n-bit Ring Counter
Counters
The Johnson counter, also known as the
twisted-ring counter, is exactly the same as
the ring counter except that the inverted
output of the last flip-flop is connected to the
input of the first flip-flop.
Let’s say, starts from 000, 100, 110, 111, 011
and 001, and the sequence is repeated so
long as there is input pulse.
A Schematic diagram of JOHNSON
Counter
Clock Pulse No FFA FFB FFC FFD
0 0 0 0 0
1 1 0 0 0
2 1 1 0 0
3 1 1 1 0
4 1 1 1 1
5 0 1 1 1
6 0 0 1 1
7 0 0 0 1
Truth Table for JOHNSON
Counter
To initialize the operation of the Johnson counter, it
is necessary to reset all flip-flops, as shown in the
figure. Observe that neither the Johnson nor the ring
counter will generate the desired counting sequence
if not initialized properly.
• Digital Electronics BookDigital Electronics Book
• Net Surfing :-Net Surfing :-
• http://www.electronics-tutorials.ws
• http://www.doc.ic.ac.uk/~nd/surprise_96/journal/v
ol4/cwl3/report.html#bcd
Counters

More Related Content

PPTX
SHIFT REGISTERS
PPTX
Synchronous Counter
PDF
Digital Counter Design
PPTX
Counters
PDF
Counters
PDF
Sequential circuits in Digital Electronics
PPTX
digital Counter
PDF
SHIFT REGISTERS
Synchronous Counter
Digital Counter Design
Counters
Counters
Sequential circuits in Digital Electronics
digital Counter

What's hot (20)

PPTX
Parity Generator and Parity Checker
PPTX
Registers
PPTX
Introduction to Counters
PPT
Counters
PDF
Router 1X3 – RTL Design and Verification
PPTX
Synchronous down counter
PDF
Ripple counter
PPTX
Registers
PDF
Mod-5-synchronous-counter-using-J-K flip-flop.pdf
PDF
Encoder & Decoder
PPTX
The BCD to excess-3 converter
PPTX
Race around and master slave flip flop
PPT
Shift Registers
PPTX
JK flip flop in Digital electronics
PPTX
Flipflop
PPTX
J - K & MASTERSLAVE FLIPFLOPS
PPT
Karnaugh map
PPTX
Latches and flip flop
PPTX
SEQUENTIAL CIRCUITS [Flip-flops and Latches]
PPTX
Johnson Counter
Parity Generator and Parity Checker
Registers
Introduction to Counters
Counters
Router 1X3 – RTL Design and Verification
Synchronous down counter
Ripple counter
Registers
Mod-5-synchronous-counter-using-J-K flip-flop.pdf
Encoder & Decoder
The BCD to excess-3 converter
Race around and master slave flip flop
Shift Registers
JK flip flop in Digital electronics
Flipflop
J - K & MASTERSLAVE FLIPFLOPS
Karnaugh map
Latches and flip flop
SEQUENTIAL CIRCUITS [Flip-flops and Latches]
Johnson Counter
Ad

Similar to Counters (20)

PPT
counter of bcd and ripple type ring counter
PPTX
Basics Counters
PPTX
dsd-II-unit-III-registers-counters (1).pptx
PPT
register_coooooooooooooooooooo0unter.ppt
PDF
Counting circuits
PPTX
COUNTERS.pptx
PDF
Registers and counters
PPTX
Synschronous counter
PPTX
Counters
PPTX
Counters_pptx.pptx
PPT
EET107_Chapter 3_SLD(part2.1)-edit1.ppt
PPTX
Digital Electronics - Counters
PPTX
Digital Electronics - Counters
PPTX
Decade counter.pptx
PPTX
PPTX
Lecture-32-33.pptx
PDF
Chapter 7_Counters (EEEg4302).pdf
PPTX
Up counters,down and registers ppt.pptx
PDF
FYBSC IT Digital Electronics Unit V Chapter I Counters
PPTX
Counters-Counter is a sequential circuit.pptx
counter of bcd and ripple type ring counter
Basics Counters
dsd-II-unit-III-registers-counters (1).pptx
register_coooooooooooooooooooo0unter.ppt
Counting circuits
COUNTERS.pptx
Registers and counters
Synschronous counter
Counters
Counters_pptx.pptx
EET107_Chapter 3_SLD(part2.1)-edit1.ppt
Digital Electronics - Counters
Digital Electronics - Counters
Decade counter.pptx
Lecture-32-33.pptx
Chapter 7_Counters (EEEg4302).pdf
Up counters,down and registers ppt.pptx
FYBSC IT Digital Electronics Unit V Chapter I Counters
Counters-Counter is a sequential circuit.pptx
Ad

More from Bilal Mirza (7)

PPTX
Android Operating System
PDF
Seminar Report on Android OS
PPTX
Android Operating System
PDF
Operating System Lab Manual
PDF
Learn JavaScript HTML & CSS
PDF
Data Structure using C
PPTX
Environment Problems
Android Operating System
Seminar Report on Android OS
Android Operating System
Operating System Lab Manual
Learn JavaScript HTML & CSS
Data Structure using C
Environment Problems

Recently uploaded (20)

PDF
Supply Chain Operations Speaking Notes -ICLT Program
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PDF
O5-L3 Freight Transport Ops (International) V1.pdf
PDF
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
PDF
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
PPTX
master seminar digital applications in india
PPTX
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
PDF
Insiders guide to clinical Medicine.pdf
PPTX
PPH.pptx obstetrics and gynecology in nursing
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PDF
Complications of Minimal Access Surgery at WLH
PDF
The Lost Whites of Pakistan by Jahanzaib Mughal.pdf
PPTX
Institutional Correction lecture only . . .
PDF
Pre independence Education in Inndia.pdf
PPTX
Lesson notes of climatology university.
PDF
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PPTX
Cell Structure & Organelles in detailed.
PDF
Module 4: Burden of Disease Tutorial Slides S2 2025
Supply Chain Operations Speaking Notes -ICLT Program
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
STATICS OF THE RIGID BODIES Hibbelers.pdf
O5-L3 Freight Transport Ops (International) V1.pdf
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
master seminar digital applications in india
school management -TNTEU- B.Ed., Semester II Unit 1.pptx
Insiders guide to clinical Medicine.pdf
PPH.pptx obstetrics and gynecology in nursing
Pharmacology of Heart Failure /Pharmacotherapy of CHF
Complications of Minimal Access Surgery at WLH
The Lost Whites of Pakistan by Jahanzaib Mughal.pdf
Institutional Correction lecture only . . .
Pre independence Education in Inndia.pdf
Lesson notes of climatology university.
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
FourierSeries-QuestionsWithAnswers(Part-A).pdf
Cell Structure & Organelles in detailed.
Module 4: Burden of Disease Tutorial Slides S2 2025

Counters

  • 1. A Presentation on : By- MOHD BILAL B.Tech (C.S.) II yr.
  • 3. 2. Synchronous counter – all state bits change under control of a single clock Types of Counters 1. Asynchronous (ripple) counter – changing state bits are used as clocks to subsequent state flip-flops 3. Decade counter – counts through ten states per stage 4. Up/down counter – counts both up and down, under command of a control input 5. Ring counter – formed by a shift register with feedback connection in a ring 6. Johnson counter – a twisted ring counter 7. Cascaded counter
  • 5.  In computing and electronic systems, binary-coded decimal (BCD) (sometimes called natural binary- coded decimal, NBCD) or, in its most common modern implementation, packed decimal, is an encoding for decimal numbers in which each digit is represented by its own binary sequence. Its main virtue is that it allows easy conversion to decimal digits for printing or display, and allows faster decimal calculations.  In BCD, a digit is usually represented by four bits which, in general, represent the decimal digits 0 through 9. Other bit combinations are sometimes used for a sign or for other indications (e.g., error or overflow). BCD CounterBCD Counter
  • 6. • To encode a decimal number using the common BCD encoding, each decimal digit is stored in a 4-bit nibble: • Decimal: 0 1 2 3 4 5 6 7 8 9 • BCD : 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 • Thus, the BCD encoding for the number 127 would be: 0001 0010 0111 Basics for BCDBasics for BCD
  • 7. A Schematic diagram of BCD Counter
  • 8.  Its drawbacks are a small increase in the complexity of circuits needed to implement mathematical operations.  Uncompressed BCD is also a relatively inefficient encoding—it occupies more space than a purely binary representation. Drawbacks
  • 9.  Ring counters are implemented using shift registers. It is essentially a circulating shift register connected so that the last flip-flop shifts its value into the first flip-flop. There is usually only a single 1 circulating in the register, as long as clock pulses are applied.
  • 10. Start control signal, which presets the left-most flip-flop to 1 and clears the others to 0. An n-bit Ring Counter
  • 12. The Johnson counter, also known as the twisted-ring counter, is exactly the same as the ring counter except that the inverted output of the last flip-flop is connected to the input of the first flip-flop. Let’s say, starts from 000, 100, 110, 111, 011 and 001, and the sequence is repeated so long as there is input pulse.
  • 13. A Schematic diagram of JOHNSON Counter
  • 14. Clock Pulse No FFA FFB FFC FFD 0 0 0 0 0 1 1 0 0 0 2 1 1 0 0 3 1 1 1 0 4 1 1 1 1 5 0 1 1 1 6 0 0 1 1 7 0 0 0 1 Truth Table for JOHNSON Counter
  • 15. To initialize the operation of the Johnson counter, it is necessary to reset all flip-flops, as shown in the figure. Observe that neither the Johnson nor the ring counter will generate the desired counting sequence if not initialized properly.
  • 16. • Digital Electronics BookDigital Electronics Book • Net Surfing :-Net Surfing :- • http://www.electronics-tutorials.ws • http://www.doc.ic.ac.uk/~nd/surprise_96/journal/v ol4/cwl3/report.html#bcd

Editor's Notes

  • #3: All Editing, Designing and Animations done by M.BILAL
  • #4: All Editing, Designing and Animations done by M.BILAL
  • #5: All Editing, Designing and Animations done by M.BILAL