SlideShare a Scribd company logo
Chapter 10 : Flash
 Programming C28x


  Digital Signal Controller
    TMS320F2812



Technology beyond the Dreams™   Copyright © 2006 Pantech Solutions Pvt
BIOS Startup Sequence from Flash Memory
                                                                C – start routine
          0x3D 8000                                _c_int00   Boot.asm
                        FLASH (128K)
                                                                “rts2800_ml.lib”
                                           4
          0x3F 7FF6          LB
                          _c_int00
                        Passwords (8)                 5
          0x3F 8000   H0 SARAM (8K)
     3                                                        “user” code sections
                                                              main ( )
          0x3F F000    Boot ROM (4K)                          {
                        Boot Code                               ……
                               0x3F FC00
                                                                return;
                        {SCAN GPIO}
                                               2              }
                      BROM vector (32)
          0x3F FFC0     0x3F FC00
    1


  RESET
Technology beyond the Dreams™                             Copyright © 2006 Pantech Solutions Pvt
TMS320F2812 Flash Memory Map
               Address Range          Data & Program Space
           0x3D 8000 – 0x3D 9FFF   Sector J ; 8K x 16
           0x3D A000 – 0x3D BFFF   Sector I ; 8K x 16
           0x3D C000 – 0x3D FFFF   Sector H : 16K x 16
           0x3E 0000 – 0x3E 3FFF   Sector G ; 16K x 16
           0x3E 4000 – 0x3E 7FFF   Sector F ; 16K x 16
           0x3E 8000 – 0x3E BFFF   Sector E ; 16K x 16
           0x3E C000 – 0x3E FFFF   Sector D; 16K x 16
           0x3F 0000 – 0x3F 3FFF   Sector C ; 16K x 16
           0x3F 4000 – 0x3F 5FFF   Sector B ; 8K x16
           0x3F 6000 – 0x3F 7F7F   Sector A ; (8K-128) x16
           0x3F 7F80 – 0x3F 7FF5   Program to 0x0000 when using
                                   Code Security Mode !
           0x3F 7FF6 – 0x3F 7FF7   Flash Entry Point ; 2 x 16
           0x3F 7FF8 – 0x3F 7FFF   Security Password ; 8 x 16



Technology beyond the Dreams™                  Copyright © 2006 Pantech Solutions Pvt
Basic Flash Operation
      Flash is arranged in pages of 128 addresses
      Wait states are specified for consecutive accesses within a page, and random
       accesses across pages
      OTP has random access only
      Must specify the number of SYSCLKOUT wait-states
           Reset defaults are maximum values !
     Flash configuration code must not run from Flash memory !
                                                            4 3                    0
   FBANKWAIT 15                12 11           8 7

  @ 0x00 0A86            reserved    PAGEWAIT        reserved           RANDWAIT


      FOTPWAIT      15                                          4   3              0

  @ 0x00 0A87                          reserved                         OTPWAIT


      *** Refer to the F281x datasheet for detailed numbers ***
         For 150 MHz, PAGEWAIT = 5, RANDWAIT = 5, OTPWAIT = 8
         For 135 MHz, PAGEWAIT = 4, RANDWAIT = 4,©OTPWAIT = 8 Pvt
Technology beyond the Dreams™             Copyright 2006 Pantech Solutions
Speeding Up Code Execution in
          16          Flash:
                    Flash Pipelining (for code fetch only)
                                                 16 or 32
                                      64         dispatched
                      64                                            C28x Core
                                                                    decoder unit
                    Aligned       2-level deep
                    64-bit        fetch buffer
                    fetch
                                                    Flash Pipeline Enable
                                                            0 = disable (default)
                                                            1 = enable


     FOPT @ 0x00 0A80
     15                                               1             0
                              reserved                         ENPIPE

Technology beyond the Dreams™                      Copyright © 2006 Pantech Solutions Pvt
Other Flash Configuration Registers
       Address     Name              Description
       0x00 0A80   FOPT              Flash option register
       0x00 0A82   FPWR              Flash power modes registers
       0x00 0A83   FSTATUS           Flash status register
       0x00 0A84   FSTDBYWAIT        Flash sleep to standby wait register
       0x00 0A85   FACTIVEWAIT       Flash standby to active wait register
       0x00 0A86   FBANKWAIT         Flash read access wait state register
       0x00 0A87   FOTPWAIT          OTP read access wait state register
      FPWR: Save power by putting Flash/OTP to ‘Sleep’ or ‘Standby’
       mode; Flash will automatically enter active mode if a Flash/OTP
       access is made
      FSTATUS: Various status bits (e.g. PWR mode)
      FSTDBYWAIT: Specify number of cycles to wait during wake-up
       from sleep to standby
      FACTIVEWAIT: Specify number of cycles to wait during wake-up
       from standby to active
  Defaults for these registers are often sufficient – See “TMS320F28x DSP
  System Control and Interrupts Reference Guide,” SPRU078, for more information

Technology beyond the Dreams™                         Copyright © 2006 Pantech Solutions Pvt
Flash Programming Basics
• The DSP CPU itself performs the flash programming
• The CPU executes Flash utility code from RAM that reads the Flash data and writes it
  into the Flash
• We need to get the Flash utility code and the Flash data into RAM




                                                                                   FLASH
                                                                                   FLASH
        Flash
        utility
        code                  Emulator        JTAG

                                 RS232         SCI




                                                                      Bootloader




                                                                                            F28x DSP
                                                                                            F28x DSP
        Flash


                                                              RAM
                                                              RAM




                                                                                   CPU
                                                                                   CPU
        Data                                    SPI



                                                                ROM
                                              GPIO


Technology beyond the Dreams™                                Copyright © 2006 Pantech Solutions Pvt
• Sequence of steps for Flash programming:
                  Algorithm         Function
             1. Erase         - Set all bits to zero, then to one
             2. Program       - Program selected bits with zero
             3. Verify        - Verify flash contents




 • Minimum Erase size is a sector
 • Minimum Program size is a bit!
 • Important not to lose power during erase step: If CSM passwords happen to be
   all zeros, the CSM will be permanently locked!
 • Chance of this happening is quite small! (Erase step is performed sector by
   sector)




Technology beyond the Dreams™                           Copyright © 2006 Pantech Solutions Pvt
Flash Programming Utilities
 • Code Composer Studio Plug-in (uses JTAG) *
 • Serial Flash loader from TI (uses SCI boot) *
 • Gang Programmers (use GPIO boot)
    – BP Micro programmer
    – Data I/O programmer
 • Build your own custom utility
    – Use a different ROM bootloader method than SCI
    – Embed flash programming into your application
    – Flash API algorithms provided by TI




      * Available from TI web at www.ti.com
Technology beyond the Dreams™                     Copyright © 2006 Pantech Solutions Pvt
Code Composer Studio
               Flash Plug-In




Technology beyond the Dreams™   Copyright © 2006 Pantech Solutions Pvt
Code Security Module (CSM)
           Access to the following on-chip memory is restricted:
                              0x00 8000
                                          LO SARAM (4K)
                              0x00 9000
                                          L1 SARAM (4K)
                              0x00 A000      reserved
                              0x3D 7800
                                             OTP (1K)
                             0x3D 7C00       reserved
                             0x3D 8000
                                           FLASH (128K)


• Data reads and writes from restricted memory are only allowed for code running
  from restricted memory
• All other data read/write accesses are blocked:
      JTAG emulator/debugger, ROM bootloader, code running in external memory
      or unrestricted internal memory


Technology beyond the Dreams™                           Copyright © 2006 Pantech Solutions Pvt
CSM Password
                   0x00 8000
                               LO SARAM (4K)
                   0x00 9000
                   0x00 A000 L1 SARAM (4K)
                                 reserved
                   0x3D 7800                                 CSM Password
                   0x3D 7C00     OTP (1K)                    Locations (PWL)
                                 reserved                   0x3F 7FF8 - 0x3F 7FFF
                   0x3D 8000  FLASH (128K)
                                128-Bit Password


• 128-bit user defined password is stored in Flash

• 128-bit Key Register used to lock and unlock the device
   – Mapped in memory space 0x00 0AE0 – 0x00 0AE7
   – Register “EALLOW” protected



Technology beyond the Dreams™                          Copyright © 2006 Pantech Solutions Pvt
Key Registers – accessible by user; EALLOW protected
   Address    Name        Reset Value      Description
   0x00 0AE0 KEY0
   0x00 0AE1 KEY1     CSM Registers
                          0xFFFF
                          0xFFFF
                                           Low word of 128-bit Key register
                                           2nd word of 128-bit Key register
   0x00 0AE2 KEY2         0xFFFF           3rd word of 128-bit Key register
   0x00 0AE3 KEY3         0xFFFF           4th word of 128-bit Key register
   0x00 0AE4 KEY4         0xFFFF           5th word of 128-bit Key register
   0x00 0AE5 KEY5         0xFFFF           6th word of 128-bit Key register
   0x00 0AE6 KEY6         0xFFFF           7th word of 128-bit Key register
   0x00 0AE7 KEY7         0xFFFF           High word of 128-bit Key register
   0x00 0AEF CSMSCR 0xFFFF                 CSM status and control register
   PWL in memory – reserved for passwords only
   Address    Name        Reset Value       Description
   0x3F 7FF8 PWL0          user defined     Low word of 128-bit password
   0x3F 7FF9 PWL1          user defined     2nd word of 128-bit password
   0x3F 7FFA PWL2          user defined     3rd word of 128-bit password
   0x3F 7FFB PWL3          user defined     4th word of 128-bit password
   0x3F 7FFC PWL4          user defined     5th word of 128-bit password
   0x3F 7FFD PWL5          user defined     6th word of 128-bit password
   0x3F 7FFE PWL6          user defined     7th word of 128-bit password
   0x3F 7FFF PWL7         user defined      High word of 128-bit password
Technology beyond the Dreams™                      Copyright © 2006 Pantech Solutions Pvt
Locking and Unlocking the CSM
 • The CSM is locked at power-up and reset

 • To unlock the CSM:
    – Perform a dummy read of each password in the Flash
    – Write the correct passwords to the key registers

 • New Flash Devices (PWL are all 0xFFFF):
    – When all passwords are 0xFFFF – only a read of the PWL is required to
      bring the device into unlocked mode




Technology beyond the Dreams™                        Copyright © 2006 Pantech Solutions Pvt
CSM Caveats
  • Never program all the PWL’s as 0x0000
     – Doing so will permanently lock the CSM

  • Flash addresses 0x3F7F80 to 0x3F7FF5, inclusive, must be programmed to
    0x0000 to securely lock the CSM

  • Remember that code running in unsecured RAM cannot access data in
    secured memory
     – Don’t link the stack to secured RAM if you have any code that runs from
        unsecured RAM

  • Do not embed the passwords in your code!
     – Generally, the CSM is unlocked only for debug
     – Code Composer Studio can do the unlocking

Technology beyond the Dreams™                          Copyright © 2006 Pantech Solutions Pvt
CSM Password Match Flow
                                                        Device permanently locked
             Start                 Is PWL =      Yes
                                                        CPU access is limited –
                                   all 0s?              device cannot be debugged
                                                        or reprogrammed
                                     No
       Flash device
       secure after                               Yes
       reset or runtime            Is PWL =
                                   all Fs?
                                     No
   Do dummy read of PWL         Write password to KEY registers
   0x3F 7FF8 – 0x3F 7FFF        0x00 0AE0 – 0x00 0AE7
                                (EALLOW) protected



                                                                 Device unlocked
                                          Correct       Yes
                                          password?              User can access on-
                                                                 chip secure memory
                                           No
Technology beyond the Dreams™                           Copyright © 2006 Pantech Solutions Pvt
Unlocking the CSM:

           CSM C-Code Examples
  volatile int *PWL = &CsmPwl.PSWD0;
  volatile int i, tmp;
                                        //Pointer to PWL register file


  for (i = 0; i<8; i++) tmp = *PWL++;   //Dummy reads of PWL locations

  asm (” EALLOW”);                      //KEY regs are EALLOW protected
  CsmRegs.KEY0 = PASSWORD0;             //Write the passwords
  CsmRegs.KEY1 = PASSWORD0;             //to the Key registers
  CsmRegs.KEY2 = PASSWORD2;
  CsmRegs.KEY3 = PASSWORD3;
  CsmRegs.KEY4 = PASSWORD4;
  CsmRegs.KEY5 = PASSWORD5;
  CsmRegs.KEY6 = PASSWORD6;
  CsmRegs.KEY7 = PASSWORD7;
  asm (” EDIS”);




 Locking the CSM:
  asm(” EALLOW”);                       //CSMSCR reg is EALLOW protected
  CsmRegs.CSMSCR.bit.FORCESEC = 1;      //Set FORCESEC bit
  asm (”EDIS”);

Technology beyond the Dreams™                    Copyright © 2006 Pantech Solutions Pvt
Lab 11: Load an application into Flash
          Use Solution for Lab4 to begin with
          Modify the project to use internal Flash for code
          Add “DSP281x_CodeStartBranch.asm” to branch from Flash entry point
           ( 0x3F 7FF6) to C - library function “_c_int00”
          Add TI - code to set up the speed of Flash
          Add a function to move the speed-up code from Flash to SARAM Adjust
           Linker Command File
          Use CCS plug-in tool to perform the Flash download
          Disconnect emulator, set eZdsp into MC-mode (JP1) and re-power the
           board!
          Code should be executed out of Flash
          For details see procedure in textbook!



Technology beyond the Dreams™                        Copyright © 2006 Pantech Solutions Pvt

More Related Content

PPTX
Processor powerpoint
PPTX
I3,i5,i7 ppt
PDF
Understanding The Boot Process
PDF
Chapter04 processor and memory
PPT
Flash memory
PPTX
Motherboard Components
PPTX
Intel Processors
PPTX
Processors
Processor powerpoint
I3,i5,i7 ppt
Understanding The Boot Process
Chapter04 processor and memory
Flash memory
Motherboard Components
Intel Processors
Processors

What's hot (20)

PPT
Chapter 7
PPTX
Intel core i7 processor
PPTX
Intel processor family
PPTX
Concurrency
PDF
CPU Architecture
PDF
The Components of The System Unit
PPT
Ch 2 inside systems unit
PPTX
Design a processor
PPTX
Introduction to Simplified instruction computer or SIC/XE
PPTX
System unit
PDF
16-bit Microprocessor Design (2005)
PDF
Software Update Mechanisms: Selecting the Best Solutin for Your Embedded Linu...
 
PPTX
Pipeline & Nonpipeline Processor
PPTX
How to install windows 7
PPTX
Operating Systems FYBSC IT UNIT I- Introduction to Operating Systems
PPT
04 Cache Memory
PPS
PPTX
TYPES OF MEMORY
PPTX
Boot process
PPTX
Presentation on Computer Processor
Chapter 7
Intel core i7 processor
Intel processor family
Concurrency
CPU Architecture
The Components of The System Unit
Ch 2 inside systems unit
Design a processor
Introduction to Simplified instruction computer or SIC/XE
System unit
16-bit Microprocessor Design (2005)
Software Update Mechanisms: Selecting the Best Solutin for Your Embedded Linu...
 
Pipeline & Nonpipeline Processor
How to install windows 7
Operating Systems FYBSC IT UNIT I- Introduction to Operating Systems
04 Cache Memory
TYPES OF MEMORY
Boot process
Presentation on Computer Processor
Ad

Similar to Flash Programming F28x (20)

PPT
Interrupt system f28x
PDF
At 89s51
PPTX
Microprocessor vs. microcontroller
PDF
datasheet.pdf
PDF
Datasheet
PPS
Robotix Tutorial 9
PPT
The hardware of the Mcs 51 microcontroller
PPTX
unit-2.pptx
PPT
One day-workshop on tms320 f2812
PDF
Data sheet of chip ATMEGA64 from Microchip
PDF
Microcontroller at89 s52 datasheet
PPT
8051.ppt microcontroller full detail explnation
PPT
An Overview of Arm-9 32-bit MCU TMPA910 Series
PDF
8086 microprocessor
PPTX
Getting started with pic microcontrollers
PPT
An Overview Study on 32-bit MCU MB91460 Series and its Peripherals
PDF
Assembly programming
PPTX
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
Interrupt system f28x
At 89s51
Microprocessor vs. microcontroller
datasheet.pdf
Datasheet
Robotix Tutorial 9
The hardware of the Mcs 51 microcontroller
unit-2.pptx
One day-workshop on tms320 f2812
Data sheet of chip ATMEGA64 from Microchip
Microcontroller at89 s52 datasheet
8051.ppt microcontroller full detail explnation
An Overview of Arm-9 32-bit MCU TMPA910 Series
8086 microprocessor
Getting started with pic microcontrollers
An Overview Study on 32-bit MCU MB91460 Series and its Peripherals
Assembly programming
A 32-Bit Parameterized Leon-3 Processor with Custom Peripheral Integration
Ad

More from Pantech ProLabs India Pvt Ltd (20)

PDF
Registration process
PPTX
Choosing the right processor for embedded system design
PPT
Brain Computer Interface
PPTX
Electric Vehicle Design using Matlab
PPTX
Image processing application
PPTX
Internet of Things using Raspberry Pi
PPTX
Internet of Things Using Arduino
PPTX
Brain controlled robot
PPTX
Brain Computer Interface-Webinar
PPTX
Development of Deep Learning Architecture
PPTX
Gate driver design and inductance fabrication
PPTX
Brainsense -Brain computer Interface
PPT
Median filter Implementation using TMS320C6745
PPT
Introduction to Code Composer Studio 4
PPT
Waveform Generation Using TMS320C6745 DSP
PPT
Interfacing UART with tms320C6745
PPT
Switch & LED using TMS320C6745 DSP
PPT
Led blinking using TMS320C6745
PPT
Introduction to tms320c6745 dsp
Registration process
Choosing the right processor for embedded system design
Brain Computer Interface
Electric Vehicle Design using Matlab
Image processing application
Internet of Things using Raspberry Pi
Internet of Things Using Arduino
Brain controlled robot
Brain Computer Interface-Webinar
Development of Deep Learning Architecture
Gate driver design and inductance fabrication
Brainsense -Brain computer Interface
Median filter Implementation using TMS320C6745
Introduction to Code Composer Studio 4
Waveform Generation Using TMS320C6745 DSP
Interfacing UART with tms320C6745
Switch & LED using TMS320C6745 DSP
Led blinking using TMS320C6745
Introduction to tms320c6745 dsp

Recently uploaded (20)

PPTX
GDM (1) (1).pptx small presentation for students
PPTX
master seminar digital applications in india
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PDF
Microbial disease of the cardiovascular and lymphatic systems
PDF
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
PPTX
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
PDF
The Lost Whites of Pakistan by Jahanzaib Mughal.pdf
PDF
Computing-Curriculum for Schools in Ghana
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PPTX
Pharma ospi slides which help in ospi learning
PPTX
human mycosis Human fungal infections are called human mycosis..pptx
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PPTX
Lesson notes of climatology university.
PDF
RTP_AR_KS1_Tutor's Guide_English [FOR REPRODUCTION].pdf
PDF
Trump Administration's workforce development strategy
PPTX
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
PDF
Classroom Observation Tools for Teachers
PDF
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
PDF
Abdominal Access Techniques with Prof. Dr. R K Mishra
PDF
VCE English Exam - Section C Student Revision Booklet
GDM (1) (1).pptx small presentation for students
master seminar digital applications in india
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
Microbial disease of the cardiovascular and lymphatic systems
OBE - B.A.(HON'S) IN INTERIOR ARCHITECTURE -Ar.MOHIUDDIN.pdf
PPT- ENG7_QUARTER1_LESSON1_WEEK1. IMAGERY -DESCRIPTIONS pptx.pptx
The Lost Whites of Pakistan by Jahanzaib Mughal.pdf
Computing-Curriculum for Schools in Ghana
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
Pharma ospi slides which help in ospi learning
human mycosis Human fungal infections are called human mycosis..pptx
FourierSeries-QuestionsWithAnswers(Part-A).pdf
Lesson notes of climatology university.
RTP_AR_KS1_Tutor's Guide_English [FOR REPRODUCTION].pdf
Trump Administration's workforce development strategy
Tissue processing ( HISTOPATHOLOGICAL TECHNIQUE
Classroom Observation Tools for Teachers
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
Abdominal Access Techniques with Prof. Dr. R K Mishra
VCE English Exam - Section C Student Revision Booklet

Flash Programming F28x

  • 1. Chapter 10 : Flash Programming C28x Digital Signal Controller TMS320F2812 Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 2. BIOS Startup Sequence from Flash Memory C – start routine 0x3D 8000 _c_int00 Boot.asm FLASH (128K) “rts2800_ml.lib” 4 0x3F 7FF6 LB _c_int00 Passwords (8) 5 0x3F 8000 H0 SARAM (8K) 3 “user” code sections main ( ) 0x3F F000 Boot ROM (4K) { Boot Code …… 0x3F FC00 return; {SCAN GPIO} 2 } BROM vector (32) 0x3F FFC0 0x3F FC00 1 RESET Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 3. TMS320F2812 Flash Memory Map Address Range Data & Program Space 0x3D 8000 – 0x3D 9FFF Sector J ; 8K x 16 0x3D A000 – 0x3D BFFF Sector I ; 8K x 16 0x3D C000 – 0x3D FFFF Sector H : 16K x 16 0x3E 0000 – 0x3E 3FFF Sector G ; 16K x 16 0x3E 4000 – 0x3E 7FFF Sector F ; 16K x 16 0x3E 8000 – 0x3E BFFF Sector E ; 16K x 16 0x3E C000 – 0x3E FFFF Sector D; 16K x 16 0x3F 0000 – 0x3F 3FFF Sector C ; 16K x 16 0x3F 4000 – 0x3F 5FFF Sector B ; 8K x16 0x3F 6000 – 0x3F 7F7F Sector A ; (8K-128) x16 0x3F 7F80 – 0x3F 7FF5 Program to 0x0000 when using Code Security Mode ! 0x3F 7FF6 – 0x3F 7FF7 Flash Entry Point ; 2 x 16 0x3F 7FF8 – 0x3F 7FFF Security Password ; 8 x 16 Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 4. Basic Flash Operation  Flash is arranged in pages of 128 addresses  Wait states are specified for consecutive accesses within a page, and random accesses across pages  OTP has random access only  Must specify the number of SYSCLKOUT wait-states  Reset defaults are maximum values !  Flash configuration code must not run from Flash memory ! 4 3 0 FBANKWAIT 15 12 11 8 7 @ 0x00 0A86 reserved PAGEWAIT reserved RANDWAIT FOTPWAIT 15 4 3 0 @ 0x00 0A87 reserved OTPWAIT *** Refer to the F281x datasheet for detailed numbers *** For 150 MHz, PAGEWAIT = 5, RANDWAIT = 5, OTPWAIT = 8 For 135 MHz, PAGEWAIT = 4, RANDWAIT = 4,©OTPWAIT = 8 Pvt Technology beyond the Dreams™ Copyright 2006 Pantech Solutions
  • 5. Speeding Up Code Execution in 16 Flash: Flash Pipelining (for code fetch only) 16 or 32 64 dispatched 64 C28x Core decoder unit Aligned 2-level deep 64-bit fetch buffer fetch Flash Pipeline Enable 0 = disable (default) 1 = enable FOPT @ 0x00 0A80 15 1 0 reserved ENPIPE Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 6. Other Flash Configuration Registers Address Name Description 0x00 0A80 FOPT Flash option register 0x00 0A82 FPWR Flash power modes registers 0x00 0A83 FSTATUS Flash status register 0x00 0A84 FSTDBYWAIT Flash sleep to standby wait register 0x00 0A85 FACTIVEWAIT Flash standby to active wait register 0x00 0A86 FBANKWAIT Flash read access wait state register 0x00 0A87 FOTPWAIT OTP read access wait state register  FPWR: Save power by putting Flash/OTP to ‘Sleep’ or ‘Standby’ mode; Flash will automatically enter active mode if a Flash/OTP access is made  FSTATUS: Various status bits (e.g. PWR mode)  FSTDBYWAIT: Specify number of cycles to wait during wake-up from sleep to standby  FACTIVEWAIT: Specify number of cycles to wait during wake-up from standby to active Defaults for these registers are often sufficient – See “TMS320F28x DSP System Control and Interrupts Reference Guide,” SPRU078, for more information Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 7. Flash Programming Basics • The DSP CPU itself performs the flash programming • The CPU executes Flash utility code from RAM that reads the Flash data and writes it into the Flash • We need to get the Flash utility code and the Flash data into RAM FLASH FLASH Flash utility code Emulator JTAG RS232 SCI Bootloader F28x DSP F28x DSP Flash RAM RAM CPU CPU Data SPI ROM GPIO Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 8. • Sequence of steps for Flash programming: Algorithm Function 1. Erase - Set all bits to zero, then to one 2. Program - Program selected bits with zero 3. Verify - Verify flash contents • Minimum Erase size is a sector • Minimum Program size is a bit! • Important not to lose power during erase step: If CSM passwords happen to be all zeros, the CSM will be permanently locked! • Chance of this happening is quite small! (Erase step is performed sector by sector) Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 9. Flash Programming Utilities • Code Composer Studio Plug-in (uses JTAG) * • Serial Flash loader from TI (uses SCI boot) * • Gang Programmers (use GPIO boot) – BP Micro programmer – Data I/O programmer • Build your own custom utility – Use a different ROM bootloader method than SCI – Embed flash programming into your application – Flash API algorithms provided by TI * Available from TI web at www.ti.com Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 10. Code Composer Studio Flash Plug-In Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 11. Code Security Module (CSM)  Access to the following on-chip memory is restricted: 0x00 8000 LO SARAM (4K) 0x00 9000 L1 SARAM (4K) 0x00 A000 reserved 0x3D 7800 OTP (1K) 0x3D 7C00 reserved 0x3D 8000 FLASH (128K) • Data reads and writes from restricted memory are only allowed for code running from restricted memory • All other data read/write accesses are blocked: JTAG emulator/debugger, ROM bootloader, code running in external memory or unrestricted internal memory Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 12. CSM Password 0x00 8000 LO SARAM (4K) 0x00 9000 0x00 A000 L1 SARAM (4K) reserved 0x3D 7800 CSM Password 0x3D 7C00 OTP (1K) Locations (PWL) reserved 0x3F 7FF8 - 0x3F 7FFF 0x3D 8000 FLASH (128K) 128-Bit Password • 128-bit user defined password is stored in Flash • 128-bit Key Register used to lock and unlock the device – Mapped in memory space 0x00 0AE0 – 0x00 0AE7 – Register “EALLOW” protected Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 13. Key Registers – accessible by user; EALLOW protected Address Name Reset Value Description 0x00 0AE0 KEY0 0x00 0AE1 KEY1 CSM Registers 0xFFFF 0xFFFF Low word of 128-bit Key register 2nd word of 128-bit Key register 0x00 0AE2 KEY2 0xFFFF 3rd word of 128-bit Key register 0x00 0AE3 KEY3 0xFFFF 4th word of 128-bit Key register 0x00 0AE4 KEY4 0xFFFF 5th word of 128-bit Key register 0x00 0AE5 KEY5 0xFFFF 6th word of 128-bit Key register 0x00 0AE6 KEY6 0xFFFF 7th word of 128-bit Key register 0x00 0AE7 KEY7 0xFFFF High word of 128-bit Key register 0x00 0AEF CSMSCR 0xFFFF CSM status and control register PWL in memory – reserved for passwords only Address Name Reset Value Description 0x3F 7FF8 PWL0 user defined Low word of 128-bit password 0x3F 7FF9 PWL1 user defined 2nd word of 128-bit password 0x3F 7FFA PWL2 user defined 3rd word of 128-bit password 0x3F 7FFB PWL3 user defined 4th word of 128-bit password 0x3F 7FFC PWL4 user defined 5th word of 128-bit password 0x3F 7FFD PWL5 user defined 6th word of 128-bit password 0x3F 7FFE PWL6 user defined 7th word of 128-bit password 0x3F 7FFF PWL7 user defined High word of 128-bit password Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 14. Locking and Unlocking the CSM • The CSM is locked at power-up and reset • To unlock the CSM: – Perform a dummy read of each password in the Flash – Write the correct passwords to the key registers • New Flash Devices (PWL are all 0xFFFF): – When all passwords are 0xFFFF – only a read of the PWL is required to bring the device into unlocked mode Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 15. CSM Caveats • Never program all the PWL’s as 0x0000 – Doing so will permanently lock the CSM • Flash addresses 0x3F7F80 to 0x3F7FF5, inclusive, must be programmed to 0x0000 to securely lock the CSM • Remember that code running in unsecured RAM cannot access data in secured memory – Don’t link the stack to secured RAM if you have any code that runs from unsecured RAM • Do not embed the passwords in your code! – Generally, the CSM is unlocked only for debug – Code Composer Studio can do the unlocking Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 16. CSM Password Match Flow Device permanently locked Start Is PWL = Yes CPU access is limited – all 0s? device cannot be debugged or reprogrammed No Flash device secure after Yes reset or runtime Is PWL = all Fs? No Do dummy read of PWL Write password to KEY registers 0x3F 7FF8 – 0x3F 7FFF 0x00 0AE0 – 0x00 0AE7 (EALLOW) protected Device unlocked Correct Yes password? User can access on- chip secure memory No Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 17. Unlocking the CSM: CSM C-Code Examples volatile int *PWL = &CsmPwl.PSWD0; volatile int i, tmp; //Pointer to PWL register file for (i = 0; i<8; i++) tmp = *PWL++; //Dummy reads of PWL locations asm (” EALLOW”); //KEY regs are EALLOW protected CsmRegs.KEY0 = PASSWORD0; //Write the passwords CsmRegs.KEY1 = PASSWORD0; //to the Key registers CsmRegs.KEY2 = PASSWORD2; CsmRegs.KEY3 = PASSWORD3; CsmRegs.KEY4 = PASSWORD4; CsmRegs.KEY5 = PASSWORD5; CsmRegs.KEY6 = PASSWORD6; CsmRegs.KEY7 = PASSWORD7; asm (” EDIS”); Locking the CSM: asm(” EALLOW”); //CSMSCR reg is EALLOW protected CsmRegs.CSMSCR.bit.FORCESEC = 1; //Set FORCESEC bit asm (”EDIS”); Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt
  • 18. Lab 11: Load an application into Flash  Use Solution for Lab4 to begin with  Modify the project to use internal Flash for code  Add “DSP281x_CodeStartBranch.asm” to branch from Flash entry point ( 0x3F 7FF6) to C - library function “_c_int00”  Add TI - code to set up the speed of Flash  Add a function to move the speed-up code from Flash to SARAM Adjust Linker Command File  Use CCS plug-in tool to perform the Flash download  Disconnect emulator, set eZdsp into MC-mode (JP1) and re-power the board!  Code should be executed out of Flash  For details see procedure in textbook! Technology beyond the Dreams™ Copyright © 2006 Pantech Solutions Pvt