SlideShare a Scribd company logo
Combinational Logic Circuits
Submitted To: Inam ul Haq
Submitted By: Group 7
Nazia Ali 1043
Nomara Naseer 1030
Mehwish Akhter 1034
Nitasha Masood 1036
University of Education, Okara Campus
Next
Table of Contents
Site Map
UniversityofEducation,Okara
Campus
2
• Combinational logic
• Combinational logic diagram
• Difference bw combinational and sequential logic
• Adder
• Half Adder
• Full Adder
• Subtractor
• Half Subtractor
• Full Subtractor
Combinational Logic:
Site MapMain Menu
UniversityofEducation,Okara
Campus
3
In a Combinational Logic Circuit, the
output is dependant at all times on the
combination of its inputs. So if one of
its inputs condition changes state,
from 0-1 or 1-0, so too will the resulting
output as by default combinational
logic circuits have “no memory”,
“timing” or “feedback loops” within
their design.
Combinational logic Diagram:
Main Menu Site Map
UniversityofEducation,OkaraCampus
4
Continue:
Main Menu Site Map
UniversityofEducation,OkaraCampus
5
Combinational Logic Circuits are made up from
basic logic NAND, NOR or NOT gates that are
“combined” or connected together to produce
more complicated switching circuits. These logic
gates are the building blocks of Combinational
Logic Circuits. An example of a combinational
circuit is a decoder, which converts the binary
code data present at its input into a number of
different output lines, one at a time producing an
equivalent decimal code at its output.
Difference bw SequentialAnd
Combinational Logic:
Main Menu Site Map
UniversityofEducation,OkaraCampus
6
Unlike Sequential Logic Circuits whose
outputs are dependant on both their present
inputs and their previous output state giving
them some form of Memory, the outputs of
Combinational Logic Circuits are only
determined by the logical function of their
current input state, logic “0” or logic “1”, at
any given instant in time.
Adder:
Main Menu Site Map
UniversityofEducation,OkaraCampus
7
Adder is logic circuit which is used to add binary numbers.
Types Of Adder:
We divide adder into two types on the basis of their functions.
Half Adder:
Such a logic circuit which is used to add two binary
numbers at the same time. It consist of two inputs and two
outputs.
Full Adder:
Such a logic circuit which is used to add more then two
binary numbers at the same time. It consist of more then
two inputs and two outputs.
Truth Table of HalfAdderAnd Logic
Diagram:
Main Menu Site Map
UniversityofEducation,OkaraCampus
8
Truth Table of FullAdderAnd
Logic Diagram:
Main Menu Site Map
UniversityofEducation,OkaraCampus
9
Half Subtractor:
Such a logic circuit which is used to subtract two binary
numbers is know as half subtractor. It consist of two inputs
and two outputs.
10
UniversityofEducation,Okara
Campus
Full Subtractor:
Such a logic circuit which is used to subtract three binary
numbers is know as full subtractor. It consist of three
inputs and two outputs.
11
UniversityofEducation,Okara
Campus

More Related Content

PPTX
Probabilistic Power Analysis
PPTX
Lecture 5 Synchronous Sequential Logic
PDF
Solutions manual for logic and computer design fundamentals 5th edition by ma...
PPT
carry look ahead adder
PDF
UVM Methodology Tutorial
PDF
Logic Level Techniques for Power Reduction
PPT
Booths Multiplication Algorithm
PPT
Multiplexers & Demultiplexers
Probabilistic Power Analysis
Lecture 5 Synchronous Sequential Logic
Solutions manual for logic and computer design fundamentals 5th edition by ma...
carry look ahead adder
UVM Methodology Tutorial
Logic Level Techniques for Power Reduction
Booths Multiplication Algorithm
Multiplexers & Demultiplexers

What's hot (20)

PPTX
Sequential logic circuits flip-flop pt 1
PPTX
Quick tutorial on IEEE 754 FLOATING POINT representation
PPT
multiplexers and demultiplexers
PPTX
Logic simplification sop and pos forms
PPTX
Quine Mc Cluskey Method
PPTX
Chapter 4: Combinational Logic
PPTX
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
PPTX
Booth’s algorithm.(a014& a015)
PDF
Signed Binary Numbers
PPTX
Latch and flip flop
PDF
Binary Adders.pdf
PPT
4 STM32's SysTick.ppt
PPTX
Verilog
PPTX
Unit 4-booth algorithm
PPTX
Simulation power analysis low power vlsi
PPTX
Flip flops
PDF
Session 2,3 FPGAs
PPTX
Combinational circuit
PPTX
Combinational Circuits & Sequential Circuits
DOCX
EC6612 VLSI Design Lab Manual
Sequential logic circuits flip-flop pt 1
Quick tutorial on IEEE 754 FLOATING POINT representation
multiplexers and demultiplexers
Logic simplification sop and pos forms
Quine Mc Cluskey Method
Chapter 4: Combinational Logic
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
Booth’s algorithm.(a014& a015)
Signed Binary Numbers
Latch and flip flop
Binary Adders.pdf
4 STM32's SysTick.ppt
Verilog
Unit 4-booth algorithm
Simulation power analysis low power vlsi
Flip flops
Session 2,3 FPGAs
Combinational circuit
Combinational Circuits & Sequential Circuits
EC6612 VLSI Design Lab Manual
Ad

Viewers also liked (20)

PPTX
Combinational Logic
PPTX
Combinational Logic Circuit
PPT
Combinational circuits
PDF
CMOS Topic 6 -_designing_combinational_logic_circuits
PPT
STLD-Combinational logic design
PPTX
Sequential Logic Circuit
PPTX
2.3 sequantial logic circuit
PDF
CMOS logic circuits
PPT
Logic Gates
PPT
Ch4 Boolean Algebra And Logic Simplication1
PPT
Basic logic gates
PPT
Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...
PPTX
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
PPTX
The logic gate circuit
PPT
Semiconductor
PPT
PPTX
ARM CPU
PPTX
Analog and Digital I/O
PPTX
Sequential Logic Circuits
PPTX
CPU and Software
Combinational Logic
Combinational Logic Circuit
Combinational circuits
CMOS Topic 6 -_designing_combinational_logic_circuits
STLD-Combinational logic design
Sequential Logic Circuit
2.3 sequantial logic circuit
CMOS logic circuits
Logic Gates
Ch4 Boolean Algebra And Logic Simplication1
Basic logic gates
Lec14 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Se...
Logic gates - AND, OR, NOT, NOR, NAND, XOR, XNOR Gates.
The logic gate circuit
Semiconductor
ARM CPU
Analog and Digital I/O
Sequential Logic Circuits
CPU and Software
Ad

Similar to Group 7 combinational logic (20)

PDF
Programmable Logic Array(PLA), digital circuits
PPTX
Final Video PPT V_05 Final UNIT 3_DL and COA Programming.pptx
PPTX
Sequential and combinational alu
DOCX
Programmable logic array
PPTX
Implementation of Reversable Logic Based Design using Submicron Technology
PPTX
Digital Electronics
PPTX
Sequential Logic circuits ................
PPT
chap8 synchronous sequential circuit design.ppt
PDF
Digital logic and microprocessors
DOC
EEL4851writeup.doc
PPTX
L3-.pptx
PPT
Programmable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.ppt
DOCX
UNIT-II CPLD & FPGA Architectures and Applications
PPTX
CLC and SLC with examples.pptx
PPTX
CAM ladder logic diagram
PPTX
Ch 1 overview
PPTX
Unit 4 - PLC.pptx
PPTX
04 Unit IV DTE.pptx
DOCX
Combinational circuits
Programmable Logic Array(PLA), digital circuits
Final Video PPT V_05 Final UNIT 3_DL and COA Programming.pptx
Sequential and combinational alu
Programmable logic array
Implementation of Reversable Logic Based Design using Submicron Technology
Digital Electronics
Sequential Logic circuits ................
chap8 synchronous sequential circuit design.ppt
Digital logic and microprocessors
EEL4851writeup.doc
L3-.pptx
Programmable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.ppt
UNIT-II CPLD & FPGA Architectures and Applications
CLC and SLC with examples.pptx
CAM ladder logic diagram
Ch 1 overview
Unit 4 - PLC.pptx
04 Unit IV DTE.pptx
Combinational circuits

More from university of education,Lahore (20)

PPT
Activites and Time Planning
PPT
Classical Encryption Techniques
PPT
Activites and Time Planning
PPTX
OSI Security Architecture
PPTX
Network Security Terminologies
PPT
Project Scheduling, Planning and Risk Management
PPTX
Software Testing and Debugging
PPTX
PPT
Enterprise Application Integration
PPTX
PPTX
Itertaive Process Development
PPTX
Computer Aided Software Engineering Nayab Awan
PPTX
Lect 2 assessing the technology landscape
PPTX
system level requirements gathering and analysis
Activites and Time Planning
Classical Encryption Techniques
Activites and Time Planning
OSI Security Architecture
Network Security Terminologies
Project Scheduling, Planning and Risk Management
Software Testing and Debugging
Enterprise Application Integration
Itertaive Process Development
Computer Aided Software Engineering Nayab Awan
Lect 2 assessing the technology landscape
system level requirements gathering and analysis

Recently uploaded (20)

PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PDF
Basic Mud Logging Guide for educational purpose
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PPTX
Institutional Correction lecture only . . .
PDF
Supply Chain Operations Speaking Notes -ICLT Program
PDF
Anesthesia in Laparoscopic Surgery in India
PDF
2.FourierTransform-ShortQuestionswithAnswers.pdf
PDF
O5-L3 Freight Transport Ops (International) V1.pdf
PDF
RMMM.pdf make it easy to upload and study
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PDF
Module 4: Burden of Disease Tutorial Slides S2 2025
PPTX
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
PPTX
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
PDF
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
PPTX
master seminar digital applications in india
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PDF
TR - Agricultural Crops Production NC III.pdf
PDF
VCE English Exam - Section C Student Revision Booklet
PDF
Abdominal Access Techniques with Prof. Dr. R K Mishra
PPTX
Final Presentation General Medicine 03-08-2024.pptx
STATICS OF THE RIGID BODIES Hibbelers.pdf
Basic Mud Logging Guide for educational purpose
FourierSeries-QuestionsWithAnswers(Part-A).pdf
Institutional Correction lecture only . . .
Supply Chain Operations Speaking Notes -ICLT Program
Anesthesia in Laparoscopic Surgery in India
2.FourierTransform-ShortQuestionswithAnswers.pdf
O5-L3 Freight Transport Ops (International) V1.pdf
RMMM.pdf make it easy to upload and study
Pharmacology of Heart Failure /Pharmacotherapy of CHF
Module 4: Burden of Disease Tutorial Slides S2 2025
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
1st Inaugural Professorial Lecture held on 19th February 2020 (Governance and...
Physiotherapy_for_Respiratory_and_Cardiac_Problems WEBBER.pdf
master seminar digital applications in india
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
TR - Agricultural Crops Production NC III.pdf
VCE English Exam - Section C Student Revision Booklet
Abdominal Access Techniques with Prof. Dr. R K Mishra
Final Presentation General Medicine 03-08-2024.pptx

Group 7 combinational logic

  • 1. Combinational Logic Circuits Submitted To: Inam ul Haq Submitted By: Group 7 Nazia Ali 1043 Nomara Naseer 1030 Mehwish Akhter 1034 Nitasha Masood 1036 University of Education, Okara Campus Next
  • 2. Table of Contents Site Map UniversityofEducation,Okara Campus 2 • Combinational logic • Combinational logic diagram • Difference bw combinational and sequential logic • Adder • Half Adder • Full Adder • Subtractor • Half Subtractor • Full Subtractor
  • 3. Combinational Logic: Site MapMain Menu UniversityofEducation,Okara Campus 3 In a Combinational Logic Circuit, the output is dependant at all times on the combination of its inputs. So if one of its inputs condition changes state, from 0-1 or 1-0, so too will the resulting output as by default combinational logic circuits have “no memory”, “timing” or “feedback loops” within their design.
  • 4. Combinational logic Diagram: Main Menu Site Map UniversityofEducation,OkaraCampus 4
  • 5. Continue: Main Menu Site Map UniversityofEducation,OkaraCampus 5 Combinational Logic Circuits are made up from basic logic NAND, NOR or NOT gates that are “combined” or connected together to produce more complicated switching circuits. These logic gates are the building blocks of Combinational Logic Circuits. An example of a combinational circuit is a decoder, which converts the binary code data present at its input into a number of different output lines, one at a time producing an equivalent decimal code at its output.
  • 6. Difference bw SequentialAnd Combinational Logic: Main Menu Site Map UniversityofEducation,OkaraCampus 6 Unlike Sequential Logic Circuits whose outputs are dependant on both their present inputs and their previous output state giving them some form of Memory, the outputs of Combinational Logic Circuits are only determined by the logical function of their current input state, logic “0” or logic “1”, at any given instant in time.
  • 7. Adder: Main Menu Site Map UniversityofEducation,OkaraCampus 7 Adder is logic circuit which is used to add binary numbers. Types Of Adder: We divide adder into two types on the basis of their functions. Half Adder: Such a logic circuit which is used to add two binary numbers at the same time. It consist of two inputs and two outputs. Full Adder: Such a logic circuit which is used to add more then two binary numbers at the same time. It consist of more then two inputs and two outputs.
  • 8. Truth Table of HalfAdderAnd Logic Diagram: Main Menu Site Map UniversityofEducation,OkaraCampus 8
  • 9. Truth Table of FullAdderAnd Logic Diagram: Main Menu Site Map UniversityofEducation,OkaraCampus 9
  • 10. Half Subtractor: Such a logic circuit which is used to subtract two binary numbers is know as half subtractor. It consist of two inputs and two outputs. 10 UniversityofEducation,Okara Campus
  • 11. Full Subtractor: Such a logic circuit which is used to subtract three binary numbers is know as full subtractor. It consist of three inputs and two outputs. 11 UniversityofEducation,Okara Campus