SlideShare a Scribd company logo
Microprocessor architecture
Microprocessor architecture
Microprocessor architecture
 Buses
 Registers
 ALU
 Flags
 Program Counter
 Stack Pointer
 Instruction registers and decoders
Timing and control circuitry
Microprocessor architecture
Busses
 Data Bus
 Address Bus
 Control Bus
Data Bus
8 bits wide (D0 D1…D7).So Bus Width is 8
“Bi-directional”.
Information flows both ways between the
microprocessor and memory or I/O.
The 8085 uses the data bus to transfer the
binary information.Word length is 8.
Word length = Bus Width
Control Bus
It must for Proper Operation
I/O single Control lines
Synchronize the operation between
microprocessor and external circuitry
Address Bus
16 bits wide (A0 A1…A15)
Therefore, the 8085 can access locations with numbers from
0 to 65,536. Or, the 8085 can access a total of 64K addresses.
“Unidirectional”.
Information flows out of the microprocessor and into the
memory or peripherals.
Divide into 2 part: A15 – A8 (upper) and
AD7 – AD0 (lower).
A15 – A8 : Unidirectional, known as ‘high order address’.
AD7 – AD0 : bidirectional and dual purpose (address and data
placed once at a time).
AD7 – AD0 also known as ‘low order address’.
To execute an instruction, at early stage AD7 – AD0 uses as
address bus and alternately as data bus for the next cycle.
The method to change from address bus to data bus known as
‘bus multiplexing’.
Registers
 Six 8 bit General
purpose Registers to
store the data
 16 Bit Registers pair
BC,DE,HL
H & L is used as data
pointer
ALU
 Heart of microprocessor
 arithmetic & logic operation. Such as ADD,OR etc.
Accumulator
8-bit register that is part of the ALU Used to store 8-bit data and
in performing 8-bit arithmetic and logical operations, and in
storing the results operations or they can be transferred to the
internal data bus for use elsewhere
Flags register
Sign Flag
Microprocessor architecture
AC-Auxiliary Carry
This flag is set when a carry is generated from bit D3
and passed to D4 . This flag is used only internally
for BCD operations.
P-Parity flag
After an ALU operation if the result has an
even no of 1’s the p-flag is set. Otherwise it
is cleared. So, the flag can be used to
indicate even parity.
PROGRAM COUNTER (PC)
STACK POINTER (SP)
Intel 8085 Pin Configuration
 8085 MPU has 3 pins that control or present the clock
signal.
 X1 and X2 pins determine the clock frequency.
 CLK OUT is a TTL square-wave output clock.
 The CLOCK OUT is one-half the crystal
frequency.
8085 Pinout
 8085 μp consists of 16 signal pins use as address
bus.
 Divide into 2 part: A15 – A8 (upper) and
AD7 – AD0 (lower).
 A15 – A8 : Unidirectional, known as ‘high order
address’.
 AD7 – AD0 : bidirectional and dual purpose
(address and data placed once at a time).
 AD7 – AD0 also known as ‘low order address’.
 To execute an instruction, at early stage AD7 –
AD0 uses as address bus and alternately as data
bus for the next cycle.
 The method to change from address bus to data
bus known as ‘bus multiplexing’.
Control and Status Signals.
Direct Memory Access (DMA)
 DMA is an IO technique where external IO device
requests the use of the MPU buses.
 Allows external IO devices to gain high speed access to
the memory.
 Example of IO devices that use DMA: disk memory system.
 HOLD and HLDA are used for DMA.
 If HOLD=1, 8085 will place it address, data and control
pins at their high-impedance.
 A DMA acknowledgement is signaled by HLDA=1.
20
MPU Communication and Bus Timing
Figure 3: Moving data form memory to MPU using instruction MOV C, A
(code machine 4FH = 0100 1111)
21
 The Fetch Execute Sequence :
1. The μp placed a 16 bit memory address from PC
(program counter) to address bus.
– Figure 4: at T1
– The high order address, 20H, is placed at A15 – A8.
– the low order address, 05H, is placed at AD7 - AD0 and
ALE is active high.
– Synchronously the IO/M is in active low condition to show it
is a memory operation.
2. At T2 the active low control signal, RD, is activated so as
to activate read operation; it is to indicate that the MPU
is in fetch mode operation.
MPU Communication and Bus
Timing
22
Figure 4: 8085 timing diagram for Opcode fetch cycle for MOV C, A .
MPU Communication and Bus Timing
Microprocessor architecture

More Related Content

PPTX
Ece 8085-microprocessor-ppt
PDF
8086 modes
PPTX
Pin diagram 8085
PPTX
8085 architecture
PPTX
Intel 8085 architecture
PPT
8085 Architecture
PPT
architecture memory interfacing
PPTX
Register Organisation of 8086 Microprocessor
Ece 8085-microprocessor-ppt
8086 modes
Pin diagram 8085
8085 architecture
Intel 8085 architecture
8085 Architecture
architecture memory interfacing
Register Organisation of 8086 Microprocessor

What's hot (19)

PDF
Mpmc unit 1 notes
PPT
Minimum And Maximum Modes Of 80826
PPT
Demultiplexing of buses of 8085 microprocessor
PDF
Microprocessor & Assembly language by team blackhole
PPTX
8086 in minimum mode
PPT
Lecture 1
PPTX
Architecture and pin diagram of 8085
PPTX
Microprocessor
PDF
8086 microprocessor
PPTX
Microprocessor 8085 Chapter 3
PPTX
Intel 8086 internal architecture & pin diagram
PPTX
8086 complete guide
PPTX
Internal architecture-of-8086
PDF
Architecture OF 8085
PPTX
Presentation on 8086 microprocessor
PPTX
8086 architecture
PPT
MP&AL presentation (8085 microprocessor architecture)
PPTX
Mpmc unit 1 notes
Minimum And Maximum Modes Of 80826
Demultiplexing of buses of 8085 microprocessor
Microprocessor & Assembly language by team blackhole
8086 in minimum mode
Lecture 1
Architecture and pin diagram of 8085
Microprocessor
8086 microprocessor
Microprocessor 8085 Chapter 3
Intel 8086 internal architecture & pin diagram
8086 complete guide
Internal architecture-of-8086
Architecture OF 8085
Presentation on 8086 microprocessor
8086 architecture
MP&AL presentation (8085 microprocessor architecture)
Ad

Similar to Microprocessor architecture (20)

PPT
8085-microprocessor
PPTX
8085 architecture
PPTX
New ideas and General MICROPROCESSOR-PPT.pptx
PPT
8085.ppt
PPTX
unit 2 microprocesor8085 for advantages disadvatage gtu syllabus.pptx
DOC
Microprocessor Basics 8085 Ch-1
PDF
Unit 2 8085.pdf
PPTX
PPT-1.pptx
PPTX
PPT-1.pptx
PDF
Microprocessors and Controllers Chapter 3 8085 microprocessor.pdf
PPTX
2. 8085-Microprocessor.pptx
PDF
8085 microprocessor Architecture and pin description
PPTX
UNIT 1 Microprocessors.pptx
PPTX
Application of 8086 and 8085 Microprocessor in Robots.pptx
PPTX
mpmc.pptxUNIT 5 FPGA DESIGN r16.pptxUNIT 5 FPGA DESIGN r16.pptx
PPT
8085 Architecture & Memory Interfacing1
PPTX
microprocessor 8085
PPTX
3 L pin diagram.pptx
PPTX
Architecture of 8085
PPTX
8085-microprocessor
8085 architecture
New ideas and General MICROPROCESSOR-PPT.pptx
8085.ppt
unit 2 microprocesor8085 for advantages disadvatage gtu syllabus.pptx
Microprocessor Basics 8085 Ch-1
Unit 2 8085.pdf
PPT-1.pptx
PPT-1.pptx
Microprocessors and Controllers Chapter 3 8085 microprocessor.pdf
2. 8085-Microprocessor.pptx
8085 microprocessor Architecture and pin description
UNIT 1 Microprocessors.pptx
Application of 8086 and 8085 Microprocessor in Robots.pptx
mpmc.pptxUNIT 5 FPGA DESIGN r16.pptxUNIT 5 FPGA DESIGN r16.pptx
8085 Architecture & Memory Interfacing1
microprocessor 8085
3 L pin diagram.pptx
Architecture of 8085
Ad

Recently uploaded (20)

PDF
GENETICS IN BIOLOGY IN SECONDARY LEVEL FORM 3
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PDF
Anesthesia in Laparoscopic Surgery in India
PDF
Classroom Observation Tools for Teachers
PDF
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
PDF
102 student loan defaulters named and shamed – Is someone you know on the list?
PDF
01-Introduction-to-Information-Management.pdf
PDF
O7-L3 Supply Chain Operations - ICLT Program
PDF
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
PDF
Microbial disease of the cardiovascular and lymphatic systems
PDF
Module 4: Burden of Disease Tutorial Slides S2 2025
PPTX
202450812 BayCHI UCSC-SV 20250812 v17.pptx
PPTX
Cell Types and Its function , kingdom of life
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PDF
RMMM.pdf make it easy to upload and study
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PDF
O5-L3 Freight Transport Ops (International) V1.pdf
PDF
Computing-Curriculum for Schools in Ghana
PDF
Supply Chain Operations Speaking Notes -ICLT Program
GENETICS IN BIOLOGY IN SECONDARY LEVEL FORM 3
Pharmacology of Heart Failure /Pharmacotherapy of CHF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
Anesthesia in Laparoscopic Surgery in India
Classroom Observation Tools for Teachers
Saundersa Comprehensive Review for the NCLEX-RN Examination.pdf
102 student loan defaulters named and shamed – Is someone you know on the list?
01-Introduction-to-Information-Management.pdf
O7-L3 Supply Chain Operations - ICLT Program
A GUIDE TO GENETICS FOR UNDERGRADUATE MEDICAL STUDENTS
Microbial disease of the cardiovascular and lymphatic systems
Module 4: Burden of Disease Tutorial Slides S2 2025
202450812 BayCHI UCSC-SV 20250812 v17.pptx
Cell Types and Its function , kingdom of life
STATICS OF THE RIGID BODIES Hibbelers.pdf
RMMM.pdf make it easy to upload and study
Final Presentation General Medicine 03-08-2024.pptx
O5-L3 Freight Transport Ops (International) V1.pdf
Computing-Curriculum for Schools in Ghana
Supply Chain Operations Speaking Notes -ICLT Program

Microprocessor architecture

  • 4.  Buses  Registers  ALU  Flags  Program Counter  Stack Pointer  Instruction registers and decoders Timing and control circuitry
  • 6. Busses  Data Bus  Address Bus  Control Bus
  • 7. Data Bus 8 bits wide (D0 D1…D7).So Bus Width is 8 “Bi-directional”. Information flows both ways between the microprocessor and memory or I/O. The 8085 uses the data bus to transfer the binary information.Word length is 8. Word length = Bus Width Control Bus It must for Proper Operation I/O single Control lines Synchronize the operation between microprocessor and external circuitry
  • 8. Address Bus 16 bits wide (A0 A1…A15) Therefore, the 8085 can access locations with numbers from 0 to 65,536. Or, the 8085 can access a total of 64K addresses. “Unidirectional”. Information flows out of the microprocessor and into the memory or peripherals. Divide into 2 part: A15 – A8 (upper) and AD7 – AD0 (lower). A15 – A8 : Unidirectional, known as ‘high order address’. AD7 – AD0 : bidirectional and dual purpose (address and data placed once at a time). AD7 – AD0 also known as ‘low order address’. To execute an instruction, at early stage AD7 – AD0 uses as address bus and alternately as data bus for the next cycle. The method to change from address bus to data bus known as ‘bus multiplexing’.
  • 9. Registers  Six 8 bit General purpose Registers to store the data  16 Bit Registers pair BC,DE,HL H & L is used as data pointer
  • 10. ALU  Heart of microprocessor  arithmetic & logic operation. Such as ADD,OR etc. Accumulator 8-bit register that is part of the ALU Used to store 8-bit data and in performing 8-bit arithmetic and logical operations, and in storing the results operations or they can be transferred to the internal data bus for use elsewhere
  • 13. AC-Auxiliary Carry This flag is set when a carry is generated from bit D3 and passed to D4 . This flag is used only internally for BCD operations. P-Parity flag After an ALU operation if the result has an even no of 1’s the p-flag is set. Otherwise it is cleared. So, the flag can be used to indicate even parity.
  • 15. Intel 8085 Pin Configuration
  • 16.  8085 MPU has 3 pins that control or present the clock signal.  X1 and X2 pins determine the clock frequency.  CLK OUT is a TTL square-wave output clock.  The CLOCK OUT is one-half the crystal frequency. 8085 Pinout
  • 17.  8085 μp consists of 16 signal pins use as address bus.  Divide into 2 part: A15 – A8 (upper) and AD7 – AD0 (lower).  A15 – A8 : Unidirectional, known as ‘high order address’.  AD7 – AD0 : bidirectional and dual purpose (address and data placed once at a time).  AD7 – AD0 also known as ‘low order address’.  To execute an instruction, at early stage AD7 – AD0 uses as address bus and alternately as data bus for the next cycle.  The method to change from address bus to data bus known as ‘bus multiplexing’.
  • 18. Control and Status Signals.
  • 19. Direct Memory Access (DMA)  DMA is an IO technique where external IO device requests the use of the MPU buses.  Allows external IO devices to gain high speed access to the memory.  Example of IO devices that use DMA: disk memory system.  HOLD and HLDA are used for DMA.  If HOLD=1, 8085 will place it address, data and control pins at their high-impedance.  A DMA acknowledgement is signaled by HLDA=1.
  • 20. 20 MPU Communication and Bus Timing Figure 3: Moving data form memory to MPU using instruction MOV C, A (code machine 4FH = 0100 1111)
  • 21. 21  The Fetch Execute Sequence : 1. The μp placed a 16 bit memory address from PC (program counter) to address bus. – Figure 4: at T1 – The high order address, 20H, is placed at A15 – A8. – the low order address, 05H, is placed at AD7 - AD0 and ALE is active high. – Synchronously the IO/M is in active low condition to show it is a memory operation. 2. At T2 the active low control signal, RD, is activated so as to activate read operation; it is to indicate that the MPU is in fetch mode operation. MPU Communication and Bus Timing
  • 22. 22 Figure 4: 8085 timing diagram for Opcode fetch cycle for MOV C, A . MPU Communication and Bus Timing