SlideShare a Scribd company logo
VLSI DESIGN
A COMPLETE VISION OF VLSI DESIGN STYLES
Surya Teja Swamy,
Vijay Vemuri
II/IV - B. Tech ,
ECE,
KL University,
Guntur.
WHAT IS VLSI ?
• VLSI refers
• V : Very
• L : Large
• S : Scale
• I : Integrated Circuits
CONT…
• VLSI is a process of creating an integrated circuit (IC) by combining
thousands of transistors into a single Silicon Chip.
• Before VLSI there are other design process
* SSI - 10-100
* MSI - 100-1000
* LSI - 1000-20000
* ULSI - 1000000-100lakhs
* GSI - >100lakhs
MOORE’S LAW
• Regarding this IC technology “ ” introduced a
law
• For every 18 months transistors are doubled.
MOORE’S LAW
• Regarding this IC technology “GORDON MOORE” introduced a
law
• For every 18 months transistors are doubled.
Transistors per
Chip
VLSI DESIGN
• In present days all the Electronic Devices are made of
using these VLSI CHIPS.
• These VLSI are designed by CMOS.
• In Earlier they used several types of active devices.
COMPARISON OF AVAILABLE TECHNOLOGY
VLSI DESIGN USING CMOS
• CMOS ---- C M O S
VLSI DESIGN USING CMOS
• CMOS ---- Complementary Metal Oxide Semiconductor
VLSI DESIGN USING CMOS
• CMOS ---- Complementary Metal Oxide Semiconductor
• Combination of PMOS and NMOS
• The output of the CMOS is Complement.
• For getting true value we need to take a “Invertor” at the
output.
TYPES OF CMOS FABRICATIONS
• N-WELL PROCESS
• P-WELL PROCESS
• TWIN TUB PROCESS
CMOS P-WELL FABRICATION
Steps
1-4
CONT..
CMOS P-well inverter showing VDD and VSS Substrate connections
Formation of n-well regions
Define nMOS and pMOS active areas
Field and Gate Oxidations (thinox)
Form and Pattern Polysilicon
p+ diffusion
n+ diffusion
Contact cuts
Deposit and pattern metallization
Over glass with cuts for bonding pads
DRAWBACKS OF N-WELL &P-WELL
• In both N-WELL and P-WELL we may got come across two
problems.
Body Effect &
Latch Up problem
• To over come this drawback, we are going for “Twin Tub”.
TWIN-TUB PROCESS
* It is made with both n-well and p-well region.
* Epitaxial layer: High purity silicon grown with accurately
determined dopant concentrations
CONT…
• At present the CMOS technologists are using “TWIN TUB”
process.
• As It is giving effective result.
• Also it is more efficient.
DRAWBACKS OF CMOS
• CMOS is quite good for all the ELECTRONIC Gadgets.
• As they required 0-5V voltage.
• But coming to the ANALOG Equipment's … CMOS is poor to
use.
• For that problem we are going to use BICMOS technology.
COMPARISON BETWEEN CMOS AND
BIPOLAR TECHNOLOGIES
CMOS
• Low static power dissipation
• High input impedance
• High noise margin
• High packing density
• High delay sensitivity to load
• Low output drive current
• Low gm
• Bidirectional capability
• A near ideal switching device
• Scalable threshold voltage
BIPOLAR TECHNOLOGIES
• High power dissipation
• Low input impedance
• Low voltage swing logic
• Low packing density
• Low delay sensitivity to load
• High output drive current
• High gm
• Essentially unidirectional
BICMOS…
• BICMOS  BJT + CMOS
BICMOS…
• BICMOS  BJT + CMOS
• As the drawback of CMOS is output load.
• At the output of the circuits we use BJT.
• Entire circuit is designed with CMOS.
CROSS SECTIONAL VIEW
Bi-CMOS(n-p-n Transistor (orbit 2 um CMOS)
n-well BiCMOS fabrication process steps
BI
C
M
O
S
F
A
B
R
I
C
A
T
I
O
N
P
R
O
C
E
S
S
THE CMOS VLSI DESIGN

More Related Content

PPTX
Vlsi design main ppt 1
PPTX
basic vlsi ppt
PDF
Digital VLSI Design : Introduction
PDF
Introduction to VLSI
PPT
Cmos design
PDF
Vlsi design
Vlsi design main ppt 1
basic vlsi ppt
Digital VLSI Design : Introduction
Introduction to VLSI
Cmos design
Vlsi design

What's hot (20)

PDF
Introduction to VLSI Design
PPTX
PPT
Pass Transistor Logic
PPTX
LOW POWER DESIGN VLSI
PPTX
CMOS LOGIC STRUCTURES
PDF
Reflection and Transmission coefficients in transmission line
PDF
CMOS Topic 6 -_designing_combinational_logic_circuits
PDF
CMOS Topic 5 -_cmos_inverter
PDF
Z transform
PPT
Combinational Logic
PPTX
Introduction to FPGAs
PPTX
Digital electronics logic families
PPTX
Vlsi gate level design
PPTX
Short channel effects
PPTX
Layout & Stick Diagram Design Rules
DOC
PIC MICROCONTROLLERS -CLASS NOTES
PPTX
MOS transistor 13
PPTX
digital electronics Design of 101 sequence detector without overlapping for...
PPTX
Physical design
PPTX
M ary psk modulation
Introduction to VLSI Design
Pass Transistor Logic
LOW POWER DESIGN VLSI
CMOS LOGIC STRUCTURES
Reflection and Transmission coefficients in transmission line
CMOS Topic 6 -_designing_combinational_logic_circuits
CMOS Topic 5 -_cmos_inverter
Z transform
Combinational Logic
Introduction to FPGAs
Digital electronics logic families
Vlsi gate level design
Short channel effects
Layout & Stick Diagram Design Rules
PIC MICROCONTROLLERS -CLASS NOTES
MOS transistor 13
digital electronics Design of 101 sequence detector without overlapping for...
Physical design
M ary psk modulation
Ad

Viewers also liked (20)

PPTX
PPTX
VLSI Training presentation
PPT
Introduction to VLSI
PPT
Delta Modulation
PPTX
Differential pulse code modulation
PPT
CMOS VLSI design
PPT
PDF
Meet the scientist_aepa1
PPT
Spdas1 vlsibput
DOCX
Digital vlsi implementation of piecewise affine controllers based on lattice ...
PPT
Vlsi giet
DOCX
Report on VLSI
PDF
Report adders
DOCX
Adders and subtractors in vlsi design
PPT
Wireless mobile charger using induction with Anti*Theft protecting System
PPT
Lect5stickdiagramlayoutrules 1226994677707873-9
PPTX
System partitioning in VLSI and its considerations
DOCX
vlsi report
PPTX
FAST XOR-XNOR CIRCUIT
PPTX
Día del Libro 2017
VLSI Training presentation
Introduction to VLSI
Delta Modulation
Differential pulse code modulation
CMOS VLSI design
Meet the scientist_aepa1
Spdas1 vlsibput
Digital vlsi implementation of piecewise affine controllers based on lattice ...
Vlsi giet
Report on VLSI
Report adders
Adders and subtractors in vlsi design
Wireless mobile charger using induction with Anti*Theft protecting System
Lect5stickdiagramlayoutrules 1226994677707873-9
System partitioning in VLSI and its considerations
vlsi report
FAST XOR-XNOR CIRCUIT
Día del Libro 2017
Ad

Similar to THE CMOS VLSI DESIGN (20)

PPTX
VLSI Design(Fabrication)
PPTX
UNIT-1 VLSID-MREC-ECE-Dr.TM.pptx
PDF
Vlsi design notes(1st unit) according to vtu syllabus.(BE)
PPTX
VLSI FUNDAMENTALS--ABU SYED KUET
PPT
cmos_steps.ppt
PPTX
1549501456Lecture-1.pptx
PPTX
My VLSI.pptx
PDF
Very Large Scale Integration-UNIT-I-RECW.pdf
PPTX
VLSI_chapter1.pptx
PPT
3. CMOS Fabrication.ppt important to read
PPT
CMOS-nWELL-and-TwintnntbgTub-Process.ppt
PDF
vlsi12312313123123123123123123123123123123.pdf
PDF
VLSI-Design.pdf
PPTX
TPP-INTRODUCTION, EVOLUTION, FABRICATION.pptx
PPTX
Fabrication steps of IC
PDF
Vlsi Summer training report pdf
PDF
CMOS_Processfor knowing thestepsinvolvedpdf
PDF
Lect2 up020 (100324)
PPTX
VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
PPT
cmos-fabrication and nmos fabrication.ppt
VLSI Design(Fabrication)
UNIT-1 VLSID-MREC-ECE-Dr.TM.pptx
Vlsi design notes(1st unit) according to vtu syllabus.(BE)
VLSI FUNDAMENTALS--ABU SYED KUET
cmos_steps.ppt
1549501456Lecture-1.pptx
My VLSI.pptx
Very Large Scale Integration-UNIT-I-RECW.pdf
VLSI_chapter1.pptx
3. CMOS Fabrication.ppt important to read
CMOS-nWELL-and-TwintnntbgTub-Process.ppt
vlsi12312313123123123123123123123123123123.pdf
VLSI-Design.pdf
TPP-INTRODUCTION, EVOLUTION, FABRICATION.pptx
Fabrication steps of IC
Vlsi Summer training report pdf
CMOS_Processfor knowing thestepsinvolvedpdf
Lect2 up020 (100324)
VLSI DESIGN BASICS TRANSISTOR THEORY AND MOS TRANSISTOR.pptx
cmos-fabrication and nmos fabrication.ppt

More from suryateja swamy (9)

PPTX
ANALYSIS OF FINANCIAL DATA USING DATA MINING TECHNIQUES.pptx
PPTX
Edge detection_Parallel Approach for CSA
PPTX
Baugh – Wooley Multiplier for 2's compliment multiplication
PPTX
Image_Processing_Lanes_Detection_project
PPTX
Emerging Technologies
PPTX
IOT Uisng Arduino
PPTX
Magneto impedance sensor
PPTX
Artificial Intelligence(AI)
PPTX
Telecommunicatoins and Fiber Optics
ANALYSIS OF FINANCIAL DATA USING DATA MINING TECHNIQUES.pptx
Edge detection_Parallel Approach for CSA
Baugh – Wooley Multiplier for 2's compliment multiplication
Image_Processing_Lanes_Detection_project
Emerging Technologies
IOT Uisng Arduino
Magneto impedance sensor
Artificial Intelligence(AI)
Telecommunicatoins and Fiber Optics

Recently uploaded (20)

PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PDF
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
PPTX
Welding lecture in detail for understanding
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPTX
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PPTX
additive manufacturing of ss316l using mig welding
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
Construction Project Organization Group 2.pptx
PPTX
Sustainable Sites - Green Building Construction
PDF
Arduino robotics embedded978-1-4302-3184-4.pdf
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PDF
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PPT
Project quality management in manufacturing
PPTX
Strings in CPP - Strings in C++ are sequences of characters used to store and...
PDF
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
PPTX
Internet of Things (IOT) - A guide to understanding
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PRIZ Academy - 9 Windows Thinking Where to Invest Today to Win Tomorrow.pdf
Welding lecture in detail for understanding
Operating System & Kernel Study Guide-1 - converted.pdf
CARTOGRAPHY AND GEOINFORMATION VISUALIZATION chapter1 NPTE (2).pptx
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
additive manufacturing of ss316l using mig welding
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Construction Project Organization Group 2.pptx
Sustainable Sites - Green Building Construction
Arduino robotics embedded978-1-4302-3184-4.pdf
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
SM_6th-Sem__Cse_Internet-of-Things.pdf IOT
Model Code of Practice - Construction Work - 21102022 .pdf
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
Project quality management in manufacturing
Strings in CPP - Strings in C++ are sequences of characters used to store and...
Mitigating Risks through Effective Management for Enhancing Organizational Pe...
Internet of Things (IOT) - A guide to understanding

THE CMOS VLSI DESIGN

  • 1. VLSI DESIGN A COMPLETE VISION OF VLSI DESIGN STYLES Surya Teja Swamy, Vijay Vemuri II/IV - B. Tech , ECE, KL University, Guntur.
  • 2. WHAT IS VLSI ? • VLSI refers • V : Very • L : Large • S : Scale • I : Integrated Circuits
  • 3. CONT… • VLSI is a process of creating an integrated circuit (IC) by combining thousands of transistors into a single Silicon Chip. • Before VLSI there are other design process * SSI - 10-100 * MSI - 100-1000 * LSI - 1000-20000 * ULSI - 1000000-100lakhs * GSI - >100lakhs
  • 4. MOORE’S LAW • Regarding this IC technology “ ” introduced a law • For every 18 months transistors are doubled.
  • 5. MOORE’S LAW • Regarding this IC technology “GORDON MOORE” introduced a law • For every 18 months transistors are doubled.
  • 7. VLSI DESIGN • In present days all the Electronic Devices are made of using these VLSI CHIPS. • These VLSI are designed by CMOS. • In Earlier they used several types of active devices.
  • 9. VLSI DESIGN USING CMOS • CMOS ---- C M O S
  • 10. VLSI DESIGN USING CMOS • CMOS ---- Complementary Metal Oxide Semiconductor
  • 11. VLSI DESIGN USING CMOS • CMOS ---- Complementary Metal Oxide Semiconductor • Combination of PMOS and NMOS • The output of the CMOS is Complement. • For getting true value we need to take a “Invertor” at the output.
  • 12. TYPES OF CMOS FABRICATIONS • N-WELL PROCESS • P-WELL PROCESS • TWIN TUB PROCESS
  • 14. CONT.. CMOS P-well inverter showing VDD and VSS Substrate connections
  • 15. Formation of n-well regions Define nMOS and pMOS active areas Field and Gate Oxidations (thinox) Form and Pattern Polysilicon p+ diffusion n+ diffusion Contact cuts Deposit and pattern metallization Over glass with cuts for bonding pads
  • 16. DRAWBACKS OF N-WELL &P-WELL • In both N-WELL and P-WELL we may got come across two problems. Body Effect & Latch Up problem • To over come this drawback, we are going for “Twin Tub”.
  • 17. TWIN-TUB PROCESS * It is made with both n-well and p-well region. * Epitaxial layer: High purity silicon grown with accurately determined dopant concentrations
  • 18. CONT… • At present the CMOS technologists are using “TWIN TUB” process. • As It is giving effective result. • Also it is more efficient.
  • 19. DRAWBACKS OF CMOS • CMOS is quite good for all the ELECTRONIC Gadgets. • As they required 0-5V voltage. • But coming to the ANALOG Equipment's … CMOS is poor to use. • For that problem we are going to use BICMOS technology.
  • 20. COMPARISON BETWEEN CMOS AND BIPOLAR TECHNOLOGIES CMOS • Low static power dissipation • High input impedance • High noise margin • High packing density • High delay sensitivity to load • Low output drive current • Low gm • Bidirectional capability • A near ideal switching device • Scalable threshold voltage BIPOLAR TECHNOLOGIES • High power dissipation • Low input impedance • Low voltage swing logic • Low packing density • Low delay sensitivity to load • High output drive current • High gm • Essentially unidirectional
  • 22. BICMOS… • BICMOS  BJT + CMOS • As the drawback of CMOS is output load. • At the output of the circuits we use BJT. • Entire circuit is designed with CMOS.
  • 23. CROSS SECTIONAL VIEW Bi-CMOS(n-p-n Transistor (orbit 2 um CMOS)
  • 24. n-well BiCMOS fabrication process steps BI C M O S F A B R I C A T I O N P R O C E S S

Editor's Notes

  • #4: Examples: SSI = logic gates & FF’s MSI = counters,mux,adders LSI = 8-bit micro processors, ROM, RAM VLSI =16 bit & 32 bit micro processors ULSI = special processors, virtual reality machines, GSI = smart sensors
  • #8: Active devices : vacuum tubes;diodes;tx(BJT,JFET,MOSFET,CMOS,BICMOS)
  • #17: BODY EFFECT : increase in Substrate vlge the depletion layer increases twrds substrate. And 4 ltl vgs curr vl b mre at drain. LatchUp : formation of ions b/w well n sub.
  • #20: ANALOG Equipment's  loud speakers…