SlideShare a Scribd company logo
11
Most read
12
Most read
13
Most read
Page 1
Using polysilicon as a gate
contact instead of metal in CMOS
Al- Mustansiriya university
college of engineering
Computer Department
Eng.Ansam Hadi Rashed
October 2018
Page 2
CMOS Technology
Complementary metal oxide semiconductor
(CMOS technology) is used to construct ICs
and this technology is used in digital logic
circuits, microprocessors, microcontrollers
and static RAM.CMOS technology is also
used in several analog circuits like data
converters, image sensors and in highly
integrated transceivers. The main features of
CMOS technology are low static power
consumption and high noise immunity.
Page 3
The transistor draws significant power only
during switching between ON & OFF states.
So, MOS devices do not generate as much
waste heat as other forms of logic. Due to this
reason, this technology most widely used and
is implemented in VLSI chips
Page 4
Fabrication of CMOS
large-scale integration (VLSI) technology is
based on silicon, which has bulk electrical
resistance between that of a conductor and an
insulator, When n-type and p-type materials
are put together, CMOS is formed.
1-Start with blank wafer (typically p-type
where NMOS is created)
Page 5
2- Oxidation
3-Photoresist
4-Lithography
Page 6
5-Etch
6- Strip Photoresist
7-n-well
Page 7
8-Strip Oxide
9- Polysilicon (self-aligned gate technology)
10- Polysilicon Patterning
Page 8
11- Self-Aligned Process
12- N-diffusion/implantation
Page 9
13-Strip off oxide
14- P-Diffusion/implantation
Page 10
15-Contacts
16- Metallization
Page 11
Why is polysilicon used as a gate
contact instead of metal in CMOS??
1- Self-aligned Gate Process used in
fabrication process of polysilicon gate that
prevent parasitic overlap input capacitance
between gate-drain Cgd and capacitance
between gate-source Cgs. Therefore the
device with aligned gate will be faster
because the gate is 3 times smaller, and full
speed ,that will not happened in metal gate.
Page 12
2- The doping process of the drain and source
require very high temperature more than
(800°C) polysilicon would not melt under this
temperature ,but If Al is used as a gate
material, it would melt under such high
temperature. This is because the melting
point of Al is approximately 660°C.
3-Using metal as gate material resulted in
high threshold voltage compared to
polysilicon.
Page 13
4- Polysilicon is a semiconductor, its work
function can be modulated by adjusting the
level of doping.
5-Polysilicon cheapest also available.
6-Fabrication steps with polysilicon gate less
than in metal.
Page 14
Thank you


More Related Content

PPTX
PPTX
Leakage effects in mos-fets
PDF
High k dielectrics
PPTX
bandgap ppt
PDF
Pass Transistor Logic
PDF
13_DVD_Latch-up_prevention.pdf
PPT
Latch up
PPTX
CMOS FABRICATION - VLSI NMOS, PMOS, CMOS FABRICATION
Leakage effects in mos-fets
High k dielectrics
bandgap ppt
Pass Transistor Logic
13_DVD_Latch-up_prevention.pdf
Latch up
CMOS FABRICATION - VLSI NMOS, PMOS, CMOS FABRICATION

What's hot (20)

PPTX
PPTX
Ic technology- diffusion and ion implantation
PDF
IC Fabrication Process
PPTX
VLSI Design(Fabrication)
PPTX
CMOS TG
PPTX
3d ic's ppt..
PPT
Vlsi design and fabrication ppt
PDF
Mosfet short channel effects
PDF
ESD protection
PPT
wet etching
PPTX
Rc delay modelling in vlsi
PPTX
Unit no. 5 cmos logic design
PPTX
PDF
CMOS Fabrication Process
PPTX
Analog, IO Test Chip Validation
PPTX
LOW POWER DESIGN VLSI
PPTX
SCALING OF MOS CIRCUITS m .pptx
PPTX
Threshold Voltage & Channel Length Modulation
PPTX
Short channel effects
Ic technology- diffusion and ion implantation
IC Fabrication Process
VLSI Design(Fabrication)
CMOS TG
3d ic's ppt..
Vlsi design and fabrication ppt
Mosfet short channel effects
ESD protection
wet etching
Rc delay modelling in vlsi
Unit no. 5 cmos logic design
CMOS Fabrication Process
Analog, IO Test Chip Validation
LOW POWER DESIGN VLSI
SCALING OF MOS CIRCUITS m .pptx
Threshold Voltage & Channel Length Modulation
Short channel effects
Ad

Similar to Using polysilicon as a gate contact instead of metal in CMOS (20)

PPTX
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
PPTX
Cmos
PDF
Lect2 up040 (100324)
PDF
Paul Ahern - Copper/ low-K Interconnect Technology
PPTX
Easiest Monolithic 3D IC
PPT
CMOS VLSI design
PDF
A Study On Double Gate Field Effect Transistor For Area And Cost Efficiency
PPTX
Module-1.pptx
PPTX
Gatestackdesign updated
PPT
High k dielectric
PDF
11.proposed thermal circuit model for the cost effective design of fin fet
PDF
Proposed thermal circuit model for the cost effective design of fin fet
PDF
Bz4201503507
PPTX
My VLSI.pptx
PPTX
mos transistor transient analysis for b.tech
PDF
VLSI-Design.pdf
PDF
Welcome to International Journal of Engineering Research and Development (IJERD)
PDF
Dual Metal Gate and Conventional MOSFET at Sub nm for Analog Application
PPT
Polysilicon MOSFET as a SpinFET base
PDF
3-Cs Eucas 2015 Poster v2
MOSFET, SOI-FET and FIN-FET-ABU SYED KUET
Cmos
Lect2 up040 (100324)
Paul Ahern - Copper/ low-K Interconnect Technology
Easiest Monolithic 3D IC
CMOS VLSI design
A Study On Double Gate Field Effect Transistor For Area And Cost Efficiency
Module-1.pptx
Gatestackdesign updated
High k dielectric
11.proposed thermal circuit model for the cost effective design of fin fet
Proposed thermal circuit model for the cost effective design of fin fet
Bz4201503507
My VLSI.pptx
mos transistor transient analysis for b.tech
VLSI-Design.pdf
Welcome to International Journal of Engineering Research and Development (IJERD)
Dual Metal Gate and Conventional MOSFET at Sub nm for Analog Application
Polysilicon MOSFET as a SpinFET base
3-Cs Eucas 2015 Poster v2
Ad

Recently uploaded (20)

PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PDF
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
PDF
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
PPTX
UNIT 4 Total Quality Management .pptx
PPTX
OOP with Java - Java Introduction (Basics)
PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PDF
Embodied AI: Ushering in the Next Era of Intelligent Systems
PPTX
Current and future trends in Computer Vision.pptx
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PDF
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
PDF
Well-logging-methods_new................
PDF
Model Code of Practice - Construction Work - 21102022 .pdf
PPTX
Fundamentals of safety and accident prevention -final (1).pptx
PPT
Project quality management in manufacturing
PPTX
Construction Project Organization Group 2.pptx
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PDF
composite construction of structures.pdf
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
III.4.1.2_The_Space_Environment.p pdffdf
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
The CXO Playbook 2025 – Future-Ready Strategies for C-Suite Leaders Cerebrai...
Enhancing Cyber Defense Against Zero-Day Attacks using Ensemble Neural Networks
UNIT 4 Total Quality Management .pptx
OOP with Java - Java Introduction (Basics)
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Embodied AI: Ushering in the Next Era of Intelligent Systems
Current and future trends in Computer Vision.pptx
R24 SURVEYING LAB MANUAL for civil enggi
keyrequirementskkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkkk
Well-logging-methods_new................
Model Code of Practice - Construction Work - 21102022 .pdf
Fundamentals of safety and accident prevention -final (1).pptx
Project quality management in manufacturing
Construction Project Organization Group 2.pptx
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
composite construction of structures.pdf
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
III.4.1.2_The_Space_Environment.p pdffdf

Using polysilicon as a gate contact instead of metal in CMOS

  • 1. Page 1 Using polysilicon as a gate contact instead of metal in CMOS Al- Mustansiriya university college of engineering Computer Department Eng.Ansam Hadi Rashed October 2018
  • 2. Page 2 CMOS Technology Complementary metal oxide semiconductor (CMOS technology) is used to construct ICs and this technology is used in digital logic circuits, microprocessors, microcontrollers and static RAM.CMOS technology is also used in several analog circuits like data converters, image sensors and in highly integrated transceivers. The main features of CMOS technology are low static power consumption and high noise immunity.
  • 3. Page 3 The transistor draws significant power only during switching between ON & OFF states. So, MOS devices do not generate as much waste heat as other forms of logic. Due to this reason, this technology most widely used and is implemented in VLSI chips
  • 4. Page 4 Fabrication of CMOS large-scale integration (VLSI) technology is based on silicon, which has bulk electrical resistance between that of a conductor and an insulator, When n-type and p-type materials are put together, CMOS is formed. 1-Start with blank wafer (typically p-type where NMOS is created)
  • 6. Page 6 5-Etch 6- Strip Photoresist 7-n-well
  • 7. Page 7 8-Strip Oxide 9- Polysilicon (self-aligned gate technology) 10- Polysilicon Patterning
  • 8. Page 8 11- Self-Aligned Process 12- N-diffusion/implantation
  • 9. Page 9 13-Strip off oxide 14- P-Diffusion/implantation
  • 11. Page 11 Why is polysilicon used as a gate contact instead of metal in CMOS?? 1- Self-aligned Gate Process used in fabrication process of polysilicon gate that prevent parasitic overlap input capacitance between gate-drain Cgd and capacitance between gate-source Cgs. Therefore the device with aligned gate will be faster because the gate is 3 times smaller, and full speed ,that will not happened in metal gate.
  • 12. Page 12 2- The doping process of the drain and source require very high temperature more than (800°C) polysilicon would not melt under this temperature ,but If Al is used as a gate material, it would melt under such high temperature. This is because the melting point of Al is approximately 660°C. 3-Using metal as gate material resulted in high threshold voltage compared to polysilicon.
  • 13. Page 13 4- Polysilicon is a semiconductor, its work function can be modulated by adjusting the level of doping. 5-Polysilicon cheapest also available. 6-Fabrication steps with polysilicon gate less than in metal.