SlideShare a Scribd company logo
E2MATRIX
Contact : +91 9056501501,9915525860
Web: www.e2matrix.com
Email: mohali.support@e2matrix.com
E2MATRIX
2. Introduction to VLSI
Stands for Very Large Scale Integration.
Process of creating integrated circuits by
combining thousands of transistor-based circuits
into a single chip.
Design/Manufacturing of extremely small,
complex circuit modified semiconductor material.
Language used for designing VLSI circuit
 VHDL
 Verilog
Basic difference between VHDL and Verilog
VHDL Verilog
1. Not Case Sensitive 1. Case sensitive
2. Difficult to learn 2. Easy to learn
3. Based on Pascal 3. Based on C
3. Software Used in VLSI Design
DSCH
 XILINX
ALTERA
MICROWIND
Use of DSCH
Three types of designs:
Gate Level Design
Chip Level Design
CMOS Level Design
3. Software Used in VLSI Design (Contd.)
USE OF XILINX AND ALTERA
Through VHDL and Verilog
 Data Flow
 Behavioural
 Structural
3. Software Used in VLSI Design (Contd.)
USE OF MICROWIND
Microwind Software is used for layout
design of various circuits.
3. Software Used in VLSI Design (Contd.)
4. VLSI Design Hierarchy
Flow diagram
Algorithm design
Design Entry
Fundamental
simulation
Specification
Specify what to design.
Design an Algorithm to
implement in software.
Enter the design in
computer system, so that it
can be compiled by the
design software.
After completion of entry
into computer, simulate to
see the result.
5. Basic VHDL Code
Library declaration
Entity
Architecture
Configuration
Library Declaration
For example-
Library ieee;
Use ieee.std_logic_1164.all;
Use ieee.std_logic_arith.all;
Use ieee.std_logic_unsigned.all;
Library Library_name;
Use library_name.package_name.package_parts;
5. Basic VHDL Code (Contd.)
Entity & Port Declaration
For example-
Entity and_gate is
Port ( a, b : in std_logic;
y : out std_logic);
End and_gate;
Entity<entity_ name> is
Port (port_name:<direction><data_type>;
port_name:<direction><data_type>);
End<entity_name>;
5. Basic VHDL Code (Contd.)
Architecture Declaration
Architecture< architecture_name> of <entity_name>
is
begin
.
.
.
.
.
.
.
.
end architecture_name
5. Basic VHDL Code (Contd.)
Types of VHDL Architecture
 Data flow
-It uses concurrent signal assignment statement.
- It describes the transfer of data from input to output
signals.
 Behavioral
- It is a high level description.
- It contains a set of assignment statement to represent behaviour.
 Structural
- Describe the circuit structure in terms of logic gates
- Interconnects wiring between logic gates to form a circuit net
list.
5. Basic VHDL Code (Contd.)
6.Verilog using Altera:
• Dataflow:
syntax
module<module name>(port name);
input<input names>;
output<output names>;
{
program part
}
end module
6.Verilog using Altera(contd.):
• Behavioral:
syntax:
module<module name>(port list);
input<input names>;
output<output names>;
Reg <output name>;
always@<input name>;
begin
{
program part
}
end
end module
6.Verilog using Altera(contd.):
• Structural:
syntax:
module<module name>(port list);
input<input names>;
output<output names>;
wire <port name>;
<component name><level>(port mapping)
end module
6.Verilog using Altera(contd.):
 Syntax for clock:
syntax:
module<module name>(port list);
input<input names>;
output<output names>;
Reg <output name>;
always@(posedge clk)
begin
{
program part
}
end module
7.Design using Microwind
 Microwind is a windows tool for designing and
simulating microelectronic circuits at layout
level.
 Process: diffusion, poly-sillicon, pads, deep
submicron CMOS design and n-well process.
Microwind Window
7.Design using Microwind(contd.)
Microwind Design (For CMOS inverter)
7.Design using Microwind(contd.)
8.PROGRAMMABLE LOGIC DEVICE (PLD)
A PLD is used to build reconfiguration of
the digital circuits.
TYPES OF PLD
SIMPLE PROGRAMMABLE LOGIC DEVICE
(SPLD)
COMPLEX PROGRAMMABLE LOGIC DEVICE
(CPLD)
FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
9.DOWNLOADING PROCESS ON PLD USING
XILINX
Write your program.
 Then check the property of PLD.
Browse on user constraints and double
click on assign package pins.
Then give pin numbers as input and
output.
Then save it.
DOWNLOADING PROCESS ON PLD USING
XILINX (Contd.)
Then browse on generate programming file.
Double click on configure device.
Finish and ok.
Then select file and then open and then ok.
Right click on your Xilinx and click on
program and then apply and then ok.
10.Conclusion
 Learned the various technology, application and scope of VLSI.
 Learned about the applications of VLSI design softwares and programming
languages .
 Downloading in PLD (Programmable Logic Device).
 Knew that there is tremendous scope and growth for those who choose VLSI
design as a career.
Xilinx training in mohali

More Related Content

PPTX
Xilinx Training in Jalandhar Chandigarh
PPTX
Xilinx Training in Phagwara Jalandhar
PPTX
Proposal for final project
PDF
PPSX
VLSI Design Flow
PPTX
How to design Programs using VHDL
DOC
VLSI Experiments I
Xilinx Training in Jalandhar Chandigarh
Xilinx Training in Phagwara Jalandhar
Proposal for final project
VLSI Design Flow
How to design Programs using VHDL
VLSI Experiments I

What's hot (20)

PPTX
Vhdl programming
DOCX
VHDL CODES
PPTX
Basics of Vhdl
PPTX
Proposal for final project
DOCX
Report on VLSI
PPTX
VLSI VHDL
PPTX
PDF
Introduction to FPGA, VHDL
PPTX
PDF
vlsi design flow
PPTX
PPTX
Introduction to VHDL
PDF
Chapter 5 introduction to VHDL
PDF
ASIC Design and Implementation
PPTX
Design options for digital systems
PPTX
PPT
Short.course.introduction.to.vhdl for beginners
PDF
Himanshu Shivhar (1)
PDF
VHDL-Behavioral-Programs-Structure of VHDL
Vhdl programming
VHDL CODES
Basics of Vhdl
Proposal for final project
Report on VLSI
VLSI VHDL
Introduction to FPGA, VHDL
vlsi design flow
Introduction to VHDL
Chapter 5 introduction to VHDL
ASIC Design and Implementation
Design options for digital systems
Short.course.introduction.to.vhdl for beginners
Himanshu Shivhar (1)
VHDL-Behavioral-Programs-Structure of VHDL
Ad

Viewers also liked (20)

DOCX
VLSI projects 2014
PDF
Smartboard & notebook essential training
PDF
20151119 ABX Engagement Presentation
PDF
Nolting_Resume_EBTH_EDITOR
PPT
DOCX
Foro 1 taller 1 validez y confiabilidad
PDF
Dashboard Samples and Data Challenges Shahriar Taahbaz
PDF
Mini Project on 4 BIT SERIAL MULTIPLIER
PPTX
ieee projects list
PDF
07 e r model
PPTX
BIM - what 2016 means for Manufacturers
PDF
Mt s8 wbt_test_designtechniques
PDF
VLSI Design Final Project - 32 bit ALU
PPT
Design and development of carry select adder
PPT
Low power & area efficient carry select adder
PPTX
Introductory receptor pharmacology_2014-15_jap
PPTX
Design & implementation of high speed carry select adder
DOCX
Project report on design & implementation of high speed carry select adder
PDF
Vlsi mini project list 2013
PDF
Design and implementation of 32 bit alu using verilog
VLSI projects 2014
Smartboard & notebook essential training
20151119 ABX Engagement Presentation
Nolting_Resume_EBTH_EDITOR
Foro 1 taller 1 validez y confiabilidad
Dashboard Samples and Data Challenges Shahriar Taahbaz
Mini Project on 4 BIT SERIAL MULTIPLIER
ieee projects list
07 e r model
BIM - what 2016 means for Manufacturers
Mt s8 wbt_test_designtechniques
VLSI Design Final Project - 32 bit ALU
Design and development of carry select adder
Low power & area efficient carry select adder
Introductory receptor pharmacology_2014-15_jap
Design & implementation of high speed carry select adder
Project report on design & implementation of high speed carry select adder
Vlsi mini project list 2013
Design and implementation of 32 bit alu using verilog
Ad

Similar to Xilinx training in mohali (20)

PPTX
Verilog
PPTX
VLSI Training presentation
PPTX
Embedded system
PDF
Basics of digital verilog design(alok singh kanpur)
DOCX
Ravikanth Resume
DOCX
BEC302_DSDV Lab Manual 3rd sem(1) (1) (2).docx
PDF
Verilog HDL coding in VLSi Design circuits.pdf
PPT
Introduction to VHDL language VHDL_Intro.ppt
PPTX
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
PPTX
Verilog overview
PPTX
Digital principle and computer design Presentation (1).pptx
PPTX
Summer training vhdl
PPTX
Digital VLSI Design and FPGA Implementation
PDF
Summer training vhdl
PPT
Introduction to HDLs
PPT
Digital System Design-Gatelevel and Dataflow Modeling
PPTX
Introduction to Systemc presentation.pptx
PPT
01-Verilog Introductiokkkkkkkkkkkkkkkn.ppt
PPT
Verilog tutorial
Verilog
VLSI Training presentation
Embedded system
Basics of digital verilog design(alok singh kanpur)
Ravikanth Resume
BEC302_DSDV Lab Manual 3rd sem(1) (1) (2).docx
Verilog HDL coding in VLSi Design circuits.pdf
Introduction to VHDL language VHDL_Intro.ppt
VERY LARGE SCALE INTEGRATION (VLSI) TECHNOLOGY
Verilog overview
Digital principle and computer design Presentation (1).pptx
Summer training vhdl
Digital VLSI Design and FPGA Implementation
Summer training vhdl
Introduction to HDLs
Digital System Design-Gatelevel and Dataflow Modeling
Introduction to Systemc presentation.pptx
01-Verilog Introductiokkkkkkkkkkkkkkkn.ppt
Verilog tutorial

Recently uploaded (20)

PPTX
Cell Structure & Organelles in detailed.
PPTX
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
PDF
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
PDF
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
PDF
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
PDF
FourierSeries-QuestionsWithAnswers(Part-A).pdf
PDF
RMMM.pdf make it easy to upload and study
PDF
Computing-Curriculum for Schools in Ghana
PDF
TR - Agricultural Crops Production NC III.pdf
PPTX
Microbial diseases, their pathogenesis and prophylaxis
PDF
STATICS OF THE RIGID BODIES Hibbelers.pdf
PPTX
Final Presentation General Medicine 03-08-2024.pptx
PPTX
Introduction_to_Human_Anatomy_and_Physiology_for_B.Pharm.pptx
PDF
Pre independence Education in Inndia.pdf
PPTX
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
PDF
Anesthesia in Laparoscopic Surgery in India
PDF
01-Introduction-to-Information-Management.pdf
PPTX
Pharmacology of Heart Failure /Pharmacotherapy of CHF
PDF
102 student loan defaulters named and shamed – Is someone you know on the list?
PDF
Microbial disease of the cardiovascular and lymphatic systems
Cell Structure & Organelles in detailed.
IMMUNITY IMMUNITY refers to protection against infection, and the immune syst...
Chapter 2 Heredity, Prenatal Development, and Birth.pdf
3rd Neelam Sanjeevareddy Memorial Lecture.pdf
grade 11-chemistry_fetena_net_5883.pdf teacher guide for all student
FourierSeries-QuestionsWithAnswers(Part-A).pdf
RMMM.pdf make it easy to upload and study
Computing-Curriculum for Schools in Ghana
TR - Agricultural Crops Production NC III.pdf
Microbial diseases, their pathogenesis and prophylaxis
STATICS OF THE RIGID BODIES Hibbelers.pdf
Final Presentation General Medicine 03-08-2024.pptx
Introduction_to_Human_Anatomy_and_Physiology_for_B.Pharm.pptx
Pre independence Education in Inndia.pdf
BOWEL ELIMINATION FACTORS AFFECTING AND TYPES
Anesthesia in Laparoscopic Surgery in India
01-Introduction-to-Information-Management.pdf
Pharmacology of Heart Failure /Pharmacotherapy of CHF
102 student loan defaulters named and shamed – Is someone you know on the list?
Microbial disease of the cardiovascular and lymphatic systems

Xilinx training in mohali

  • 1. E2MATRIX Contact : +91 9056501501,9915525860 Web: www.e2matrix.com Email: mohali.support@e2matrix.com E2MATRIX
  • 2. 2. Introduction to VLSI Stands for Very Large Scale Integration. Process of creating integrated circuits by combining thousands of transistor-based circuits into a single chip. Design/Manufacturing of extremely small, complex circuit modified semiconductor material. Language used for designing VLSI circuit  VHDL  Verilog
  • 3. Basic difference between VHDL and Verilog VHDL Verilog 1. Not Case Sensitive 1. Case sensitive 2. Difficult to learn 2. Easy to learn 3. Based on Pascal 3. Based on C
  • 4. 3. Software Used in VLSI Design DSCH  XILINX ALTERA MICROWIND
  • 5. Use of DSCH Three types of designs: Gate Level Design Chip Level Design CMOS Level Design 3. Software Used in VLSI Design (Contd.)
  • 6. USE OF XILINX AND ALTERA Through VHDL and Verilog  Data Flow  Behavioural  Structural 3. Software Used in VLSI Design (Contd.)
  • 7. USE OF MICROWIND Microwind Software is used for layout design of various circuits. 3. Software Used in VLSI Design (Contd.)
  • 8. 4. VLSI Design Hierarchy Flow diagram Algorithm design Design Entry Fundamental simulation Specification Specify what to design. Design an Algorithm to implement in software. Enter the design in computer system, so that it can be compiled by the design software. After completion of entry into computer, simulate to see the result.
  • 9. 5. Basic VHDL Code Library declaration Entity Architecture Configuration
  • 10. Library Declaration For example- Library ieee; Use ieee.std_logic_1164.all; Use ieee.std_logic_arith.all; Use ieee.std_logic_unsigned.all; Library Library_name; Use library_name.package_name.package_parts; 5. Basic VHDL Code (Contd.)
  • 11. Entity & Port Declaration For example- Entity and_gate is Port ( a, b : in std_logic; y : out std_logic); End and_gate; Entity<entity_ name> is Port (port_name:<direction><data_type>; port_name:<direction><data_type>); End<entity_name>; 5. Basic VHDL Code (Contd.)
  • 12. Architecture Declaration Architecture< architecture_name> of <entity_name> is begin . . . . . . . . end architecture_name 5. Basic VHDL Code (Contd.)
  • 13. Types of VHDL Architecture  Data flow -It uses concurrent signal assignment statement. - It describes the transfer of data from input to output signals.  Behavioral - It is a high level description. - It contains a set of assignment statement to represent behaviour.  Structural - Describe the circuit structure in terms of logic gates - Interconnects wiring between logic gates to form a circuit net list. 5. Basic VHDL Code (Contd.)
  • 14. 6.Verilog using Altera: • Dataflow: syntax module<module name>(port name); input<input names>; output<output names>; { program part } end module
  • 15. 6.Verilog using Altera(contd.): • Behavioral: syntax: module<module name>(port list); input<input names>; output<output names>; Reg <output name>; always@<input name>; begin { program part } end end module
  • 16. 6.Verilog using Altera(contd.): • Structural: syntax: module<module name>(port list); input<input names>; output<output names>; wire <port name>; <component name><level>(port mapping) end module
  • 17. 6.Verilog using Altera(contd.):  Syntax for clock: syntax: module<module name>(port list); input<input names>; output<output names>; Reg <output name>; always@(posedge clk) begin { program part } end module
  • 18. 7.Design using Microwind  Microwind is a windows tool for designing and simulating microelectronic circuits at layout level.  Process: diffusion, poly-sillicon, pads, deep submicron CMOS design and n-well process.
  • 19. Microwind Window 7.Design using Microwind(contd.)
  • 20. Microwind Design (For CMOS inverter) 7.Design using Microwind(contd.)
  • 21. 8.PROGRAMMABLE LOGIC DEVICE (PLD) A PLD is used to build reconfiguration of the digital circuits. TYPES OF PLD SIMPLE PROGRAMMABLE LOGIC DEVICE (SPLD) COMPLEX PROGRAMMABLE LOGIC DEVICE (CPLD) FIELD-PROGRAMMABLE GATE ARRAY (FPGA)
  • 22. 9.DOWNLOADING PROCESS ON PLD USING XILINX Write your program.  Then check the property of PLD. Browse on user constraints and double click on assign package pins. Then give pin numbers as input and output. Then save it.
  • 23. DOWNLOADING PROCESS ON PLD USING XILINX (Contd.) Then browse on generate programming file. Double click on configure device. Finish and ok. Then select file and then open and then ok. Right click on your Xilinx and click on program and then apply and then ok.
  • 24. 10.Conclusion  Learned the various technology, application and scope of VLSI.  Learned about the applications of VLSI design softwares and programming languages .  Downloading in PLD (Programmable Logic Device).  Knew that there is tremendous scope and growth for those who choose VLSI design as a career.