SlideShare a Scribd company logo
MICROPROCESSOR 8085
LECTURE 20
MEMORY INTERFACING-IV
PROF. SANDIP DAS
MEMORY MAP
• Number of Address lines in 8085= 16
• Hence, can identify 216=65,536 memory registers,
each with a 16 bit address.
• Thus, we can say 8085 can identify 64KB of
memory, which can range from 0000-FFFF
addresses.
• These 64K addresses are assigned to memories and
I/O devices.
• A memory map is a pictorial representation in
which memory devices are located in the entire
range of addresses.
• Memory addresses provide the locations of various
memory devices in the system.
• Interfacing logic defines the range of memory
addresses for each memory device.
Register
65536
Register 3
Register 2
Register 1
FFFF
0001
0000
0002
IF WE HAVE MEMORY CHIPS OF 256 REGISTERS THEN WE NEED
256 CHIPS TO MAKE 65,536 REGISTERS
256
registers
0r
256x8
256
registers
0r
256x8
256
registers
0r
256x8
256
registers
0r
256x8
0000-00FF 0100-01FF 0200-02FF FF00-FFFF
Memory chip
1
Memory chip
2
Memory chip
3
Memory chip
256
LET US ASSUME WE HAVE MEMORY CHIPS WITH 256 REGISTERS AND NEED TO ACCESS
ADDRESS RANGE OF 0000-00FF
• So, we need only 256 registers (out of 65,536) each of 8bit (since 8085 is 8 bit
Microprocessor).
• Thus, to address 256 registers we require eight lines (since, 28=256).
• Remaining eight address lines are used selecting a specific chip or in other words we
can say it is used as a chip select 𝐶𝑆 signal.
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 =0000 H
1 1 1 1 1 1 1 1 =00FF H
Register
Select
Chip
Select
MEMORY MAPS: 256 BYTES OF MEMORY
256
registers
0r
256x8
A7
A0
Eight
I/O lines
𝑅𝐷 𝑊𝑅𝐶𝑆
Internal
Decoder
𝑀𝐸𝑀𝑅𝐷
𝑀𝐸𝑀𝑊𝑅
A15
A8
Memory address of this chip
ranges from 0000-00FF.
NOW SUPPOSE WE WANT TO SELECT ANOTHER ADDRESS RANGE WITHIN THE MEMORY
MAP
A15 A14 A13 A12 A11 A10 A9 A8
0 1 0 0 0 0 0 0
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 =4000 H
1 1 1 1 1 1 1 1 =40FF H
Register
Select
Chip
Select
=40H
MEMORY MAPS: 256 BYTES OF MEMORY
256
registers
0r
256x8
A7
A0
Eight
I/O lines
𝑅𝐷 𝑊𝑅𝐶𝑆
Internal
Decoder
𝑀𝐸𝑀𝑅𝐷
𝑀𝐸𝑀𝑊𝑅
A15
A8
Memory address of this chip
ranges from 4000-40FF.
A14
MEMORY ADDRESS RANGE OF 1KB
MEMORY
1 KB= 1024x8=210x8
Thus, we see memory chip with 1KB memory consists of 1024
registers which requires 10 address lines to identify each
register.
A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 =0000 H
1 1 1 1 1 1 1 1 1 1 =03FF H
Register Select
Chip
Select
MEMORY MAPS: 1KB OF MEMORY
1024
registers
0r
1024x8
A9
A0
Eight
I/O lines
𝑅𝐷 𝑊𝑅𝐶𝑆
Internal
Decoder
𝑀𝐸𝑀𝑅𝐷
𝑀𝐸𝑀𝑊𝑅
A15
A10
Memory address of this chip
ranges from 0000-03FF.
A14

More Related Content

PPTX
19. io interfacing i
PPTX
31. 8086 addressing modes
PPTX
20. io interfacing ii
PPTX
16. memory interfacing ii
PPTX
Presentation on 8086 Microprocessor
PPTX
24. direct memory access
PPTX
MAI-introduction of memory and i/o device with 8085
PPT
1326 Introduction To 8086 Microprocessor
19. io interfacing i
31. 8086 addressing modes
20. io interfacing ii
16. memory interfacing ii
Presentation on 8086 Microprocessor
24. direct memory access
MAI-introduction of memory and i/o device with 8085
1326 Introduction To 8086 Microprocessor

What's hot (20)

PPTX
Bus Structure, Memory and I/O Interfacing
PPTX
15. memory interfacing i
PPTX
I/o and memory interfacing
PPTX
8086 in minimum mode
PPTX
Programmers model of 8086
PPT
Introduction to 8086 microprocessor
PPTX
Minimum Modes and Maximum Modes of 8086 Microprocessor
PPTX
Pin Description and Register Organization of 8086 Microprocessor
PPTX
1. 8085 fetch cycle
PPT
Architecture of 8086 Microprocessor
PPTX
8086 Microprocessor
PPT
Introduction to intel 8086 part1
PPT
8085 Architecture
PPTX
PPTX
Memory mapped I/O and Isolated I/O
PPTX
Introduction of 8086 micro processor .
PPTX
Register Organisation of 8086 Microprocessor
PPTX
30. 8086 microprocessor pipelined architecture
PDF
8086 architecture and pin description
PPTX
Microprocessor 8086
Bus Structure, Memory and I/O Interfacing
15. memory interfacing i
I/o and memory interfacing
8086 in minimum mode
Programmers model of 8086
Introduction to 8086 microprocessor
Minimum Modes and Maximum Modes of 8086 Microprocessor
Pin Description and Register Organization of 8086 Microprocessor
1. 8085 fetch cycle
Architecture of 8086 Microprocessor
8086 Microprocessor
Introduction to intel 8086 part1
8085 Architecture
Memory mapped I/O and Isolated I/O
Introduction of 8086 micro processor .
Register Organisation of 8086 Microprocessor
30. 8086 microprocessor pipelined architecture
8086 architecture and pin description
Microprocessor 8086
Ad

Similar to 17. memory interfacing iii (20)

PPTX
lecture 18PART 1 Memory Interfacing.pptx
PDF
PDF
Microprocessor Part 1
PPT
interfacing1 lecture notes for eng 5.ppt
PPTX
memory organi.pptx
PPT
Memory intrface and addrs modes
PPTX
MPMC.pptx
PDF
EE8551 mpmc unit 1 module 6
PDF
Specialist officer it study material on organization of intel 8085 microproce...
PPTX
L10_Memory_Interfacing --> covering memory
PPTX
Advance Microprocessor application and its uses
PPTX
05 basic io_operation_part01
PPTX
microprocessor / memory INTERFACING PPT.pptx
PPT
Unit 1
PDF
8051 Architecture, blocks and salient features
PPTX
Interfacing memory with 8086 microprocessor
PDF
Memory_Interface.pdf
PPTX
Microprocessor history1
PPTX
Microprocessor history1
lecture 18PART 1 Memory Interfacing.pptx
Microprocessor Part 1
interfacing1 lecture notes for eng 5.ppt
memory organi.pptx
Memory intrface and addrs modes
MPMC.pptx
EE8551 mpmc unit 1 module 6
Specialist officer it study material on organization of intel 8085 microproce...
L10_Memory_Interfacing --> covering memory
Advance Microprocessor application and its uses
05 basic io_operation_part01
microprocessor / memory INTERFACING PPT.pptx
Unit 1
8051 Architecture, blocks and salient features
Interfacing memory with 8086 microprocessor
Memory_Interface.pdf
Microprocessor history1
Microprocessor history1
Ad

More from sandip das (20)

PPTX
29. 8086 microprocessor pin diagram
PPTX
28. 8251 programmable communication interface
PPTX
27. 8259 programmable interrupt controller
PPTX
26. 8255 control word programming
PPTX
25. 8255 programmable peripheral interface
PPTX
23. serial and parallel data communication
PPTX
22. interrupts ii
PPTX
21. interrupts
PPTX
18. memory interfacing iv
PPTX
14. 8085 programming example vi
PPTX
13. 8085 programming example v
PPTX
12. 8085 programming example iv
PPTX
11. 8085 programming example iii
PPTX
10. 8085 programming example ii
PPTX
9. 8085 instruction set v
PPTX
8. 8085 programming example
PPTX
7. 8085 instruction set iv
PPTX
6. 8085 instruction set iii
PPTX
5. 8085 instruction set ii
PPTX
4. 8085 instruction set i
29. 8086 microprocessor pin diagram
28. 8251 programmable communication interface
27. 8259 programmable interrupt controller
26. 8255 control word programming
25. 8255 programmable peripheral interface
23. serial and parallel data communication
22. interrupts ii
21. interrupts
18. memory interfacing iv
14. 8085 programming example vi
13. 8085 programming example v
12. 8085 programming example iv
11. 8085 programming example iii
10. 8085 programming example ii
9. 8085 instruction set v
8. 8085 programming example
7. 8085 instruction set iv
6. 8085 instruction set iii
5. 8085 instruction set ii
4. 8085 instruction set i

Recently uploaded (20)

PPTX
UNIT-1 - COAL BASED THERMAL POWER PLANTS
PPTX
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
PPTX
Lecture Notes Electrical Wiring System Components
PDF
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
PDF
Operating System & Kernel Study Guide-1 - converted.pdf
PPT
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
PDF
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
PPTX
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
PDF
Well-logging-methods_new................
PDF
composite construction of structures.pdf
DOCX
573137875-Attendance-Management-System-original
PPTX
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
PDF
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
PPTX
Internet of Things (IOT) - A guide to understanding
PPTX
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
PPTX
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
PPTX
Construction Project Organization Group 2.pptx
PDF
R24 SURVEYING LAB MANUAL for civil enggi
PPT
Mechanical Engineering MATERIALS Selection
DOCX
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx
UNIT-1 - COAL BASED THERMAL POWER PLANTS
Engineering Ethics, Safety and Environment [Autosaved] (1).pptx
Lecture Notes Electrical Wiring System Components
Evaluating the Democratization of the Turkish Armed Forces from a Normative P...
Operating System & Kernel Study Guide-1 - converted.pdf
CRASH COURSE IN ALTERNATIVE PLUMBING CLASS
Mohammad Mahdi Farshadian CV - Prospective PhD Student 2026
Infosys Presentation by1.Riyan Bagwan 2.Samadhan Naiknavare 3.Gaurav Shinde 4...
Well-logging-methods_new................
composite construction of structures.pdf
573137875-Attendance-Management-System-original
IOT PPTs Week 10 Lecture Material.pptx of NPTEL Smart Cities contd
TFEC-4-2020-Design-Guide-for-Timber-Roof-Trusses.pdf
Internet of Things (IOT) - A guide to understanding
M Tech Sem 1 Civil Engineering Environmental Sciences.pptx
FINAL REVIEW FOR COPD DIANOSIS FOR PULMONARY DISEASE.pptx
Construction Project Organization Group 2.pptx
R24 SURVEYING LAB MANUAL for civil enggi
Mechanical Engineering MATERIALS Selection
ASol_English-Language-Literature-Set-1-27-02-2023-converted.docx

17. memory interfacing iii

  • 1. MICROPROCESSOR 8085 LECTURE 20 MEMORY INTERFACING-IV PROF. SANDIP DAS
  • 2. MEMORY MAP • Number of Address lines in 8085= 16 • Hence, can identify 216=65,536 memory registers, each with a 16 bit address. • Thus, we can say 8085 can identify 64KB of memory, which can range from 0000-FFFF addresses. • These 64K addresses are assigned to memories and I/O devices. • A memory map is a pictorial representation in which memory devices are located in the entire range of addresses. • Memory addresses provide the locations of various memory devices in the system. • Interfacing logic defines the range of memory addresses for each memory device. Register 65536 Register 3 Register 2 Register 1 FFFF 0001 0000 0002
  • 3. IF WE HAVE MEMORY CHIPS OF 256 REGISTERS THEN WE NEED 256 CHIPS TO MAKE 65,536 REGISTERS 256 registers 0r 256x8 256 registers 0r 256x8 256 registers 0r 256x8 256 registers 0r 256x8 0000-00FF 0100-01FF 0200-02FF FF00-FFFF Memory chip 1 Memory chip 2 Memory chip 3 Memory chip 256
  • 4. LET US ASSUME WE HAVE MEMORY CHIPS WITH 256 REGISTERS AND NEED TO ACCESS ADDRESS RANGE OF 0000-00FF • So, we need only 256 registers (out of 65,536) each of 8bit (since 8085 is 8 bit Microprocessor). • Thus, to address 256 registers we require eight lines (since, 28=256). • Remaining eight address lines are used selecting a specific chip or in other words we can say it is used as a chip select 𝐶𝑆 signal. A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 =0000 H 1 1 1 1 1 1 1 1 =00FF H Register Select Chip Select
  • 5. MEMORY MAPS: 256 BYTES OF MEMORY 256 registers 0r 256x8 A7 A0 Eight I/O lines 𝑅𝐷 𝑊𝑅𝐶𝑆 Internal Decoder 𝑀𝐸𝑀𝑅𝐷 𝑀𝐸𝑀𝑊𝑅 A15 A8 Memory address of this chip ranges from 0000-00FF.
  • 6. NOW SUPPOSE WE WANT TO SELECT ANOTHER ADDRESS RANGE WITHIN THE MEMORY MAP A15 A14 A13 A12 A11 A10 A9 A8 0 1 0 0 0 0 0 0 A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 =4000 H 1 1 1 1 1 1 1 1 =40FF H Register Select Chip Select =40H
  • 7. MEMORY MAPS: 256 BYTES OF MEMORY 256 registers 0r 256x8 A7 A0 Eight I/O lines 𝑅𝐷 𝑊𝑅𝐶𝑆 Internal Decoder 𝑀𝐸𝑀𝑅𝐷 𝑀𝐸𝑀𝑊𝑅 A15 A8 Memory address of this chip ranges from 4000-40FF. A14
  • 8. MEMORY ADDRESS RANGE OF 1KB MEMORY 1 KB= 1024x8=210x8 Thus, we see memory chip with 1KB memory consists of 1024 registers which requires 10 address lines to identify each register. A15 A14 A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 =0000 H 1 1 1 1 1 1 1 1 1 1 =03FF H Register Select Chip Select
  • 9. MEMORY MAPS: 1KB OF MEMORY 1024 registers 0r 1024x8 A9 A0 Eight I/O lines 𝑅𝐷 𝑊𝑅𝐶𝑆 Internal Decoder 𝑀𝐸𝑀𝑅𝐷 𝑀𝐸𝑀𝑊𝑅 A15 A10 Memory address of this chip ranges from 0000-03FF. A14